{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:55:59Z","timestamp":1725695759124},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540531630"},{"type":"electronic","value":"9783642843044"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/978-3-642-84304-4_5","type":"book-chapter","created":{"date-parts":[[2012,7,28]],"date-time":"2012-07-28T23:48:34Z","timestamp":1343519314000},"page":"42-51","source":"Crossref","is-referenced-by-count":0,"title":["Timing Driven Partitioning of Combinational Logic"],"prefix":"10.1007","author":[{"given":"N.","family":"Wehn","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Kister","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Kastner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5_CR1","first-page":"27","volume-title":"Timing Estimation for Netlist Performance Improvment","author":"C Kingsley","year":"1989","unstructured":"C. Kingsley Timing Estimation for Netlist Performance Improvment, Logic and Architecture Synthesis for Silicon Compilers, North Holland, 1989, pp. 27\u201335"},{"key":"5_CR2","first-page":"13","volume-title":"Timing Optimization in a Logic Synthesis System","author":"K Keutzer","year":"1989","unstructured":"K. Keutzer, M. Vancura Timing Optimization in a Logic Synthesis System, Logic and Architecture Synthesis for Silicon Compilers, North Holland, 1989, pp. 13\u201325"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"R.K. Brayton, R.Rudell, A. Sangiovanni-Vincentelli, A.R. Wang MIS: A Multiple-Level Logic Optimization System IEEE Transactions on Computer Design, VOL.CAD-6, Nov. 87, pp 1062\u20131081","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"5_CR4","volume-title":"Kluwer Academic Publishers","author":"RK Brayton","year":"1984","unstructured":"R.K. Brayton, C. McMullen, G.D. Hachtel, A. Sangiovanni-Vincentelli Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, 1984"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"T. Uehara, W.M. VanCleemput Optimal Layout of CMOS Functional Arrays, IEEE Trans. Computer, VOL.CAD-30, May81, pp.305\u2013312","DOI":"10.1109\/TC.1981.1675787"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"R.L. Mazias, J.P. Hayes Layout Optimization of CMOS Functional Cells, 24th Design Automation Conference, 1987, pp. 544\u2013551","DOI":"10.1145\/37888.37969"},{"key":"5_CR7","volume-title":"A New Approach to Optimal Cell Synthesis","author":"J Madsen","year":"1989","unstructured":"J. Madsen A New Approach to Optimal Cell Synthesis, International Conference on Computer and Design, Santa Clara, 1989"},{"key":"5_CR8","unstructured":"N. Weste, K. Eshragin CMOS VLSI Design, Addison-Wesley, 1985"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"J.K. Ousterhout Switch-Level Delay Models for Digital MOS VLSI, 21th Design Automation Conference, 1984, pp.542\u2013548","DOI":"10.1109\/DAC.1984.1585850"},{"key":"5_CR10","first-page":"326","volume-title":"A.E. Dunlop TILOS: A Posynomial Approach to Transistor Sizing","author":"JP Fishburn","year":"1985","unstructured":"J.P. Fishburn, A.E. Dunlop TILOS: A Posynomial Approach to Transistor Sizing, International Conference on Computer and Design, Santa Clara, 1985, pp. 326\u2013328"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"K.S. Hedlund AESOP: A Tool for Automated Transistor Sizing,24th Design Automation Conference, 1987, pp.114\u2013120","DOI":"10.1145\/37888.37905"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"P. Penfield, J. Rubinstein, M.A. Horowitz Signal Delay in RC Tree Networks,IEEE Trans. Computer, VOL.CAD-2, Jul83, pp.202\u2013211","DOI":"10.1109\/TCAD.1983.1270037"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"L.A. Glasser, L.P.J. Hoyte DELAY and POWER OPTIMIZATION in VLSI CIRCUITS, 21st Design Automation Conference, 1984, pp. 529\u2013535","DOI":"10.1109\/DAC.1984.1585848"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"S. Gaiotti, M.R. Dagenais, N.C. Rumin Worst-Case Delay Estimation of Transistor Groups, 26th Design Automation Conference, 1989, pp. 491\u2013495","DOI":"10.1145\/74382.74464"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"C.F. Chen, C.Y. Lo, H.N. Nham, P.Subramaniam The second generation MOTIS mixed-mode simulator, 21th Design Automation Conference, 1984, pp. 10\u201317","DOI":"10.1109\/DAC.1984.1585766"},{"key":"5_CR16","volume-title":"SPICE Version 2G Users Guide","author":"A Vladimirescu","year":"1981","unstructured":"A. Vladimirescu, K. Zhang, A.R. Newton, D.O. Peterson, A. Sangiovanni-Vincentelli SPICE Version 2G Users Guide, 1981"},{"key":"5_CR17","first-page":"282","volume-title":"Timing Optimization of Combinational Logic","author":"KJ Singh","year":"1988","unstructured":"K.J. Singh, A.R. Wang, R.K. Brayton, A. Sangiovanni-Vincentelli Timing Optimization of Combinational Logic, International Conference on Computer and Design, Santa Clara, 1988, pp. 282\u2013285"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"M. Hofmann, J.K. Kim Delay Optimization of Combinational Static CMOS Logic, 24th Design Automation Conference, 1987, pp. 125\u2013131","DOI":"10.1145\/37888.37907"},{"key":"5_CR19","unstructured":"D.G. Boyer, N. Weste Virtual Grid Compaction using the most recent layer algorithm, International Conference on Computer and Design, 1983, pp. 92\u201393"},{"key":"5_CR20","doi-asserted-by":"crossref","unstructured":"C. Sechen Chip-Planning, Placement, and Global Routing of Macro\/Custom Cell Integrated Circuits using Simulated Annealing,25th Design Automation Conference, 1988, pp.73\u201380","DOI":"10.1007\/978-1-4613-1697-8_4"}],"container-title":["Rechnergest\u00fctzter Entwurf und Architektur mikroelektronischer Systeme"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-84304-4_5.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,27]],"date-time":"2020-11-27T01:55:14Z","timestamp":1606442114000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-84304-4_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9783540531630","9783642843044"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-84304-4_5","relation":{},"subject":[],"published":{"date-parts":[[1990]]}}}