{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:56:11Z","timestamp":1725695771194},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540531630"},{"type":"electronic","value":"9783642843044"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1990]]},"DOI":"10.1007\/978-3-642-84304-4_8","type":"book-chapter","created":{"date-parts":[[2012,7,28]],"date-time":"2012-07-28T23:48:34Z","timestamp":1343519314000},"page":"75-90","source":"Crossref","is-referenced-by-count":1,"title":["Rechnergest\u00fctzte Spezifikation in einer integrierten Entwurfsumgebung f\u00fcr anwendungsspezifische Systeme"],"prefix":"10.1007","author":[{"given":"J.","family":"Bortolazzi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K. D.","family":"M\u00fcller-Glaser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","volume-title":"CMOS Analog Circuit Design","author":"PE Allen","year":"1986","unstructured":"ALL87\/ P.E.Allen; D.R.Holberg: \u201cCMOS Analog Circuit Design\u201d; Holt, Rineheart and Winston, New York 1986"},{"key":"8_CR2","unstructured":"\u201c 16-Bit A\/D Converter Performance Testing Technical Note\u201d; Analog IC Corp. 1988"},{"key":"8_CR3","first-page":"4.4.1","volume-title":"Proc. of CICC","author":"E Bercan","year":"1989","unstructured":"E. Bercan e.a.: \u201cFrom Analog Design Description to Layout: a New Approach to Analog Silicon Compilation\u201d in Proc. of CICC 1989, pp.4.4.1\u20134.4.5"},{"key":"8_CR4","first-page":"274","volume-title":"Proc. IEEE ICCAD","author":"B Borriello","year":"1987","unstructured":"G. Borriello; R.H. Katz: \u201cSynthesis and Optimization of Interface Transducer Logic\u201d in Proc. IEEE ICCAD 1987, pp. 274\u2013277"},{"key":"8_CR5","first-page":"10.7.1","volume-title":"Proc. IEEE CICC","author":"J Bortolazzi","year":"1990","unstructured":"J. Bortolazzi; K.D. M\u00fcller-Glaser: \u201cTowards Computer Aided Specification of Analog Components\u201d in Proc. IEEE CICC 1990, pp.10.7.1\u201310.7.4"},{"key":"8_CR6","first-page":"13.6.1","volume-title":"Proc. CICC","author":"B Buschke","year":"1989","unstructured":"R. Buschke; K. Lagemann: \u201cAn Approach to Understanding Evaluation of Simulation Results as an Integrated Task\u201d in Proc. CICC 1989, pp.13.6.1\u201313.6.4"},{"key":"8_CR7","first-page":"4.3.1","volume-title":"Proc. of CICC","author":"LR Carley","year":"1989","unstructured":"L.R. Carley e.a.: \u201cACACIA: The CMU Analog Design System\u201d in Proc. of CICC 1989, pp.4.3.1\u20134.3.5"},{"key":"8_CR8","first-page":"659","volume-title":"IEEE JSSC","author":"MGR Degrauwe","year":"1989","unstructured":"M.G.R. Degrauwe e.a.: \u201cTowards an Analog System Design Environment\u201d in IEEE JSSC Vol.24, NO3, June 1989, pp.659\u2013671"},{"key":"8_CR9","volume-title":"Analog MOS Integrated Circuits for Signal Processing","author":"R Gregorian","year":"1986","unstructured":"GRE86\/ R. Gregorian; C. Temes: \u201cAnalog MOS Integrated Circuits for Signal Processing\u201d; Wiley and Sons, New York 1986"},{"key":"8_CR10","first-page":"51","volume-title":"Proc. of the IEEE","author":"FJ Harris","year":"1978","unstructured":"F.J. Harris: \u201cOn the Use of Windows for Harmonic Analysis with the DFT\u201d in Proc. of the IEEE, Vol.66, NO.1,Jan.1978, pp.51\u201383"},{"key":"8_CR11","first-page":"1247","volume-title":"IEEE Trans. On Computer-Aided Design","author":"R Harjani","year":"1989","unstructured":"R. Harjani e.a.: \u201cOASYS: A Framework for Analog Circuit Synthesis\u201d in IEEE Trans. On Computer-Aided Design, Vol.8, NO.12, Dec.1989, pp.1247\u20131266"},{"key":"8_CR12","first-page":"19.1.1","volume-title":"Proc. CICC","author":"ES Lee","year":"1989","unstructured":"E.S. Lee e.a.: \u201cThe Input\/Output Specifications Analyzer for IC Designs\u201d in Proc. CICC 1989, pp.19.1.1\u201319.1.4"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"A. Kara e.a.: \u201cAn Expert System to Automate Timing Design\u201d, IEEE Design & Test Oct.1988, pp. 28\u201340","DOI":"10.1109\/54.7980"},{"key":"8_CR14","volume-title":"Proc. SMT\/Hybrid\/ASIC 1990; Alfred H\u00fcthig Verlag Heidelberg","author":"K Kirsch","year":"1990","unstructured":"K. Kirsch; B. Koch; K.D. M\u00fcller-Glaser: \u201cSchnelle Chiplfl\u00e4chen-und Verlustleistungssch\u00e4tzung im fr\u00fchen ASIC-Entwurfsablauf\u2019, Proc. SMT\/Hybrid\/ASIC 1990; Alfred H\u00fcthig Verlag Heidelberg 1990"},{"key":"8_CR15","doi-asserted-by":"publisher","first-page":"335","DOI":"10.1109\/4.52154","volume":"2","author":"KD M\u00fcller-Glaser","year":"1990","unstructured":"K.D. M\u00fcller-Glaser, J. Bortolazzi: \u201cAn Approach to Computer-Aided Specification\u201d IEEE Journal of Solid State Circuits Vol.25, NO. 2 April 1990, pp. 335\u2013345","journal-title":"IEEE Journal of Solid State Circuits Vol.25, NO"},{"key":"8_CR16","first-page":"19.2.1","volume-title":"Proc. IEEE CICC","author":"KD M\u00fcller-Glaser","year":"1988","unstructured":"K.D. M\u00fcller-Glaser; J. Bortolazzi:\u201cAn Approach to Knowledge-Based ASIC Specification\u201d in Proc. IEEE CICC 1989, pp.19.2.1\u201319.2.4"},{"key":"8_CR17","volume-title":"Proc. ITG\/GI-Workshop \u201cTestmethoden und Zuverl\u00e4ssigkeit von Schaltungen und Systemen: Herausforderung der 90er Jahre\u201d, Lenggries","author":"P Nagel","year":"1989","unstructured":"P. Nagel; W. Wolz: \u201cMixed Signal CAD\/CAT: Functional Modeling Supports Expected Signal Generation\u201d in Proc. ITG\/GI-Workshop \u201cTestmethoden und Zuverl\u00e4ssigkeit von Schaltungen und Systemen: Herausforderung der 90er Jahre\u201d, Lenggries, 1989"},{"key":"8_CR18","first-page":"112","volume-title":"Proc. Of.IEEE ICCAD","author":"JA Nestor","year":"1986","unstructured":"J.A. Nestor; D.E. Thomas: \u201cBehavioral Synthesis with Interfaces\u201d in Proc. Of.IEEE ICCAD 1986, pp. 112\u2013115"},{"key":"8_CR19","first-page":"448","volume-title":"Proc. IEEE ICCAD","author":"S Seda","year":"1988","unstructured":"S. Seda e.a.: \u201cA Symbolic Analysis Tool for Analog Circuit Design Automation\u201d in Proc. IEEE ICCAD 1988, pp.448\u2013451"},{"key":"8_CR20","first-page":"376","volume-title":"Proc. ACM\/IEEE Design Automation Conference","author":"C Viswesvariah","year":"1988","unstructured":"C. Viswesvariah e.a.: \u201cModel Development and Verification for High Level Analog Blocks\u201d in Proc. ACM\/IEEE Design Automation Conference 1988, pp.376\u2013382"},{"key":"8_CR21","first-page":"453","volume-title":"Proc. ACM\/IEEE Design Automation Conference","author":"RA Walker","year":"1985","unstructured":"R.A. Walker; D.E. Thomas: \u201cA Model of Design Representation and Synthesis\u201d in Proc. ACM\/IEEE Design Automation Conference 1985, pp. 453\u2013459"}],"container-title":["Rechnergest\u00fctzter Entwurf und Architektur mikroelektronischer Systeme"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-84304-4_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,27]],"date-time":"2020-11-27T01:55:15Z","timestamp":1606442115000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-84304-4_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990]]},"ISBN":["9783540531630","9783642843044"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-84304-4_8","relation":{},"subject":[],"published":{"date-parts":[[1990]]}}}