{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T21:57:22Z","timestamp":1742939842296,"version":"3.40.3"},"publisher-location":"Wiesbaden","reference-count":6,"publisher":"Springer Fachmedien Wiesbaden","isbn-type":[{"type":"print","value":"9783658099930"},{"type":"electronic","value":"9783658099947"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-658-09994-7_21","type":"book-chapter","created":{"date-parts":[[2015,6,5]],"date-time":"2015-06-05T07:56:17Z","timestamp":1433490977000},"page":"305-307","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Formal Verification of Robustness"],"prefix":"10.1007","author":[{"given":"Niels","family":"Thole","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G\u00f6rschwin","family":"Fey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,6,6]]},"reference":[{"key":"21_CR1","doi-asserted-by":"crossref","unstructured":"Black, J.D., Cressler, J.D., Mantooth, H.A.: Best practices in radiation hardening by design: CMOS. In: Extreme Environment Electronics, pp.\u00a0475\u2013483. CRC Press (2013)","DOI":"10.1201\/b13001-43"},{"key":"21_CR2","unstructured":"Bryan, D.: The ISCAS\u201985 benchmark circuits and netlist format. North Carolina State University (1985)"},{"key":"21_CR3","doi-asserted-by":"crossref","unstructured":"Sauer, M., Czutro, A., Polian, I., Becker, B.: Small-delay-fault ATPG with waveform accuracy. In: Proceedings of the International Conference on Computer-Aided Design. pp.\u00a030\u201336 (2012)","DOI":"10.1145\/2429384.2429391"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Sterpone, L., Sonza Reorda, M., Violante, M., Kastensmidt, F., Carro, L.: Evaluating different solutions to design fault tolerant systems with SRAM-based FPGAs. Journal of Electronic Testing pp.\u00a047-54 (2007)","DOI":"10.1007\/s10836-006-0403-9"},{"key":"21_CR5","unstructured":"Thole, N., Fey, G.: Equivalence checking on system level using stepwise induction. In: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen. pp.\u00a0197\u2013200 (2014)"},{"key":"21_CR6","unstructured":"Thole, N., Fey, G., Garcia-Ortiz, A.: Analyzing an set at gate level using a conservative approach. Accepted at Testmethaden und Zuverliissigkeit van Schaltungen und Systemen (2015)"}],"container-title":["Formal Modeling and Verification of Cyber-Physical Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-658-09994-7_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,10]],"date-time":"2023-02-10T10:21:16Z","timestamp":1676024476000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-658-09994-7_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783658099930","9783658099947"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-658-09994-7_21","relation":{},"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"6 June 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}