{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T19:40:02Z","timestamp":1745955602902,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":78,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642085710"},{"type":"electronic","value":"9783662043035"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/978-3-662-04303-5_4","type":"book-chapter","created":{"date-parts":[[2013,2,2]],"date-time":"2013-02-02T00:35:32Z","timestamp":1359765332000},"page":"166-227","source":"Crossref","is-referenced-by-count":0,"title":["Architecture of Parallel and Distributed Systems"],"prefix":"10.1007","author":[{"given":"D.","family":"Litaize","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mzoughi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Rochange","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Sainrat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Acharya, A., Uysal, M., Bennett, R., Mendelson, A., Beynon, M., Hollingsworth, J., Saltz, J., Sussman, A., Tuning the performance of I\/O-intensive applications, Proc. Workshop on I\/O in Parallel and Distributed Systems (IOPADS), 1996, 15\u201327.","DOI":"10.1145\/236017.236027"},{"key":"4_CR2","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/2.546611","volume":"29","author":"SV Adve","year":"1996","unstructured":"Adve, S.V., Gharacholoo, K., Shared memory consistency models: A tutorial, IEEE Computer 29, 1996, 66\u201376.","journal-title":"IEEE Computer"},{"key":"4_CR3","first-page":"483","volume":"30","author":"G Amdahl","year":"1967","unstructured":"Amdahl, G., Validity of the single processor approach to achieving large scale computing capabilities, Proc. of A FIPS Conference 30, 1967, 483\u2013485.","journal-title":"Proc. of A FIPS Conference"},{"key":"4_CR4","doi-asserted-by":"publisher","first-page":"311","DOI":"10.1145\/138873.138875","volume":"10","author":"D Anderson","year":"1992","unstructured":"Anderson, D., Osawa, Y., Govindan, R., A File System for Continuous Media, ACM Transactions on Computer Systems 10, 1992, 311\u2013337.","journal-title":"ACM Transactions on Computer Systems"},{"key":"4_CR5","volume-title":"Addison Wesley","author":"D Anderson","year":"1995","unstructured":"Anderson, D., Shanley, T., Pentium Processor System Architecture, 2nd edition, Addison Wesley, 1995."},{"key":"4_CR6","first-page":"8","volume":"11","author":"DW Anderson","year":"1967","unstructured":"Anderson, D.W., Sparacio, F.J., Tomasulo, R.M., The IBM System 360 Model 91: Machine philosophy and instruction-handling, IBM Journal of Research and Development 11, 1967, 8\u201324.","journal-title":"Development"},{"key":"4_CR7","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1145\/6513.6514","volume":"4","author":"J Archibald","year":"1989","unstructured":"Archibald, J., Baer, J.L., Cache coherence protocols: Evaluation using a multiprocessor simulation model, ACM Transactions on Computer Systems 4, 1989, 273\u2013298.","journal-title":"ACM Transactions on Computer Systems"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Baer, J.L., Wang, W.H., On the inclusion properties for multi-level cache hierarchies, Proc. 15th Annual International Symposium on Computer Architecture, 1988, 73\u201380.","DOI":"10.1145\/633625.52409"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Baylor, S., Benveniste, C., Hsu, Y., Performance evaluation of a parallel I\/O architecture, Proc. 9th International Conference on Super-computing, 1995, 404\u2013413.","DOI":"10.1145\/224538.224645"},{"key":"4_CR10","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1007\/978-1-4613-1401-1_13","volume-title":"Input\/Output in Parallel and Distributed Computer Systems","author":"S Baylor","year":"1996","unstructured":"Baylor, S., Benveniste, C., Hsu, Y., Performance evaluation of a massively parallel I\/O subsystem, in: Jain, R., Werth, J., Browne J., (eds.) Input\/Output in Parallel and Distributed Computer Systems, Kluwer Academic Publishers, Dordrecht, 1996, 293\u2013310."},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"BCF+95] Boden, N.J., Cohen, D., Felderman, R.E., Kulawik, A.E., Seitz, C.L., Seizovic, J.N., Su, W.K., Myrinet: A gigabit per second local area network, IEEE Micro 15, 1995, 29\u201336, (See http:\/\/www.myri.com\/).","DOI":"10.1109\/40.342015"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Boral, H., DeWitt, D., Database machines: An idea whose time has passed? A critique of the future of database machines, Proc. 3rd Int\u2019l. Workshop on Database Machines, 1983, 166\u2013187.","DOI":"10.1007\/978-3-642-69419-6_10"},{"key":"4_CR13","volume-title":"Springer-Verlag","author":"J Browne","year":"1985","unstructured":"Browne, J., Dale, A., Leung, C., Jenevein, R., A parallel multi-stage I\/O architecture with self-managing disk cache for database management applications, Proc. 4th Int\u2019l. Workshop on Database Machines, Springer-Verlag, 1985."},{"key":"4_CR14","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","volume":"-27","author":"L. Censier","year":"1978","unstructured":"Censier, L., Feautrier, P., A new solution to cache coherence problems in multiprocessor systems, IEEE Transactions On Computer Systems C-27, 1978, 1112\u20131118.","journal-title":"IEEE Transactions On Computer Systems"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Conte, T.M., Menezes, K.N., Mills, P.M., Patel, B.A., Optimization of instruction fetch mechanisms for high issue rates, Proc. 22nd Annual International Symposium on Computer Architecture, 1995, 333\u2013344.","DOI":"10.1145\/225830.224444"},{"key":"4_CR16","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/40.641593","volume":"17","author":"R Crisp","year":"1997","unstructured":"Crisp, R., Direct Rambus technology: the new main memory standard, IEEE Micro 17, 1997, 18\u201328.","journal-title":"IEEE Micro"},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"Cypher, R., Ho, A., Konstantinidou, S., Messina, P., Architectural requirements of parallel scientific applications with explicit communication, Proc. 20th Annual International Symposium on Computer Architecture, 1993, 2\u201313.","DOI":"10.1145\/173682.165124"},{"key":"4_CR18","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.268887","volume":"27","author":"JM Rosario","year":"1994","unstructured":"Del Rosario, J.M., Choudhary, A., High-performance I\/O for massively parallel computers: Problems and prospects, IEEE Computer 27, 1994, 59\u201368.","journal-title":"IEEE Computer"},{"key":"4_CR19","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1145\/129888.129894","volume":"35","author":"D Dewitt","year":"1992","unstructured":"DeWitt, D., Gray, J., Parallel database systems: The future of high performance database systems, Communications of the ACM 35, 1992, 85\u201398.","journal-title":"Communications of the ACM"},{"key":"4_CR20","unstructured":"Dipert, B., Advanced DRAM puts you in the fast lane, EDN, 1997, 52\u201380."},{"key":"4_CR21","doi-asserted-by":"crossref","unstructured":"Dubois, M., Scheurich, C., Briggs, F., Memory access buffering in multiprocessors, Proc. 13th Annual International Symposium on Computer Architecture, 1986, 434\u2013442.","DOI":"10.1145\/17356.17406"},{"key":"4_CR22","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/40.372349","volume":"15","author":"JH Edmonson","year":"1995","unstructured":"Edmonson, J.H., Rubinfeld, P., Preston, R., Rajagopalan, V., Super-scalar instruction execution in the 21164 Alpha microprocessor, IEEE Micro 15, 1995, 33\u201343.","journal-title":"IEEE Micro"},{"key":"4_CR23","doi-asserted-by":"crossref","unstructured":"Eggers, S., Katz, R., The effect of sharing on the cache and bus performance of parallel programs, Proc. 3rd International Conference on Architectural Support for Programming Languages and Operating Systems, 1989, 257\u2013270.","DOI":"10.1145\/70082.68206"},{"key":"4_CR24","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/M-PDT.1995.414842","volume":"3","author":"D Feitelson","year":"1995","unstructured":"Feitelson, D., Corbett, P., Baylor, S., Hsu, Y., Parallel I\/O subsystems in massively parallel supercomputers, IEEE Parallel and Distributed Technology 3, 1995, 33\u201347.","journal-title":"Distributed Technology"},{"key":"4_CR25","volume-title":"World Scientific","author":"D Feitelson","year":"1996","unstructured":"Feitelson, D., Corbett, P., Hsu, Y., Prost, J., Parallel I\/O Systems and Interfaces for Parallel Computers, World Scientific, 1996."},{"key":"4_CR26","doi-asserted-by":"crossref","unstructured":"Flynn, R., Hadimioglu, H., A distributed hypercube file system, Proc. 3rd Conference on Hypercube Concurrent Computers and Applications, 1988, 1375\u20131381.","DOI":"10.1145\/63047.63093"},{"key":"4_CR27","doi-asserted-by":"publisher","first-page":"4049","DOI":"10.1109\/2.384117","volume":"28","author":"D Gemmell","year":"1995","unstructured":"Gemmell, D., Vin, H., Kandlur, D., Venkat Rangan, P., Rowe, L., Multimedia storage servers: A tutorial, IEEE Computer 28, 1995, 4049.","journal-title":"IEEE Computer"},{"key":"4_CR28","doi-asserted-by":"crossref","unstructured":"Gharachorloo, K., Memory consistency and event ordering in scalable shared-memory multiprocessors, Proc. 17th Annual International Symposium on Computer Architecture, 1990, 15\u201326.","DOI":"10.1145\/325096.325102"},{"key":"4_CR29","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1006\/jpdc.1993.1009","volume":"17","author":"J Ghosh","year":"1993","unstructured":"Ghosh, J., Goveas, K., Draper, J., Performance evaluation of a parallel I\/O subsystem for hypercube multiprocessors, Journal of Parallel and Distributed Computing 17, 1993, 115\u2013121.","journal-title":"Distributed Computing"},{"key":"4_CR30","unstructured":"Gibson, G., Performance and reliability in redundant arrays of inexpensive disks, Proc. International Conference on Management of Data, 1989, 381\u2013391."},{"key":"4_CR31","volume-title":"Redundant Disk Arrays: Reliable, Parallel Secondary Storage","author":"G Gibson","year":"1992","unstructured":"Gibson, G., Redundant Disk Arrays: Reliable, Parallel Secondary Storage, ACM Distinguished Dissertations, MIT Press, 1992."},{"key":"4_CR32","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/40.641594","volume":"17","author":"P Gillingham","year":"1996","unstructured":"Gillingham, P., Vogley, B., SLDRAM: High-performance, open standard memory, IEEE Micro 17, 1996, 29\u201339.","journal-title":"IEEE Micro"},{"key":"4_CR33","first-page":"1995","volume":"28","author":"M Gokhale","year":"2331","unstructured":"Gokhale, M., Homes, B., Iobst, K., Processing in memory: The terasys massively parallel PIM array computer, IEEE Computer 28, 1995, 2331.","journal-title":"IEEE Computer"},{"key":"4_CR34","first-page":"1084","volume":"97","author":"J. Gonzales","year":"1997","unstructured":"Gonzales, J., Gonzales, A., Memory address prediction for data speculation, Proc. Europar\u201997, 1997, 1084\u20131091.","journal-title":"Proc. Europar\u2019"},{"key":"4_CR35","doi-asserted-by":"crossref","unstructured":"Goodman, J.R., Using cache memory to reduce processor-memory traffic, Proc. 10th Annual International Symposium on Computer Architecture, 1983, 124\u2013131.","DOI":"10.1145\/1067651.801647"},{"key":"4_CR36","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/40.124376","volume":"12","author":"D Gustayson","year":"1992","unstructured":"Gustayson, D., The scalable coherent interface and related standards projects, IEEE Micro 12, 1992, 10\u201322.","journal-title":"IEEE Micro"},{"key":"4_CR37","first-page":"1","volume":"11","author":"L Gwennap","year":"1997","unstructured":"Gwennap, L., Intel, HP make EPIC disclosure, Microprocessor Report 11, 1997, 1\u20139.","journal-title":"Microprocessor Report"},{"key":"4_CR38","volume-title":"Institut de Recherche en Informatique de Toulouse","author":"PT Hai","year":"1997","unstructured":"Hai, P.T., Rochange, C., Sainrat, P., An evaluation of misprediction recovery strategies for load speculation schemes, Technical Report IRIT 97\u201327-R, Institut de Recherche en Informatique de Toulouse, 1997."},{"key":"4_CR39","volume-title":"Morgan Kaufmann Publishers","author":"J Hennessy","year":"1996","unstructured":"Hennessy, J., Patterson, D., Computer Architecture: A Quantitative Approach - Second Edition, Morgan Kaufmann Publishers, 1996."},{"key":"4_CR40","doi-asserted-by":"crossref","unstructured":"Horst, R., Massively parallel systems you can trust, Proc. IEEE Com- puter Society International Conference (COMPCON), 1994, 236\u2013241.","DOI":"10.1109\/CMPCON.1994.282917"},{"key":"4_CR41","volume-title":"McGraw-Hill","author":"D Hunt","year":"1993","unstructured":"Hunt, D., Advanced performance features of the 64-bit PA-8000, Proc. IEEE Computer Society International Conference (COMP- CON), 1995, 123\u2013128. K. Advanced Computer Architecture: Parallelism, Scalability, Hwang, p, y, Programmability, McGraw-Hill, 1993."},{"key":"4_CR42","unstructured":"IBM, Motorola. PowerPC 604 RIC Microprocessor User\u2019s Manual, 1994See http:\/\/www.chiP s.ibm.com\/products\/powerpc\/chips-(http: IEE93] IEEE Spectrum, Special Issue on Interactive Multimedia, 1993."},{"key":"4_CR43","volume-title":"Digital Western Research Laboratory Palo Alto","author":"NP Jouppi","year":"1993","unstructured":"Jouppi, N.P., Wilton, S.J.E., Tradeoffs in two-level on-chip caching, Technical Report WRL Research Report 93\/3, Digital Western Research Laboratory Palo Alto, 1993."},{"key":"4_CR44","doi-asserted-by":"crossref","unstructured":"JSL95] Jourdan, S., Sainrat, P., Litaize, D., Exploring configurations of functional units in an out-of-order superscalar processor, Proc. 22nd Annual International Symposium on Computer Architecture,1995, 117125.","DOI":"10.1145\/223982.224366"},{"key":"4_CR45","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/40.641592","volume":"17","author":"Y Katayama","year":"1996","unstructured":"Katayama, Y., Trends in semiconductor memories, IEEE Micro 17, 1996, 10\u201317.","journal-title":"IEEE Micro"},{"key":"4_CR46","volume-title":"Computer Special Issue on Visualisation","author":"Kaufman","year":"1994","unstructured":"Kaufman, A. (ed.), IEEE Computer 27, Computer Special Issue on Visualisation, 1994."},{"key":"4_CR47","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1007\/978-1-4613-1401-1_4","volume-title":"Input\/Output in Parallel and Distributed Computer Systems, Kluwer Academic Publishers","author":"D Kotz","year":"1996","unstructured":"Kotz, D., Introduction to multiprocessor I\/O architecture, in: Jain, R., Werth, J., Browne, J. (eds), Input\/Output in Parallel and Distributed Computer Systems, Kluwer Academic Publishers, 1996, 97\u2013124."},{"key":"4_CR48","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1109\/2.612252","volume":"30","author":"C Kozyrakis","year":"1995","unstructured":"Kozyrakis, C., Perissakis, S., Patterson, D., Anderson, T., Asanovic, K., Cardwell, N., Fromm, R., Golbus, J., Gribstad, B., Keeton, K., Thomas, R., Treuhaft, N., Yelick, K., Scalable processors in the billion-transistor era:IRAM, IEEE Computer 30, 1995, 75\u201378.","journal-title":"IEEE Computer"},{"key":"4_CR49","doi-asserted-by":"publisher","first-page":"690","DOI":"10.1109\/TC.1979.1675439","volume":"28","author":"L Lamport","year":"1979","unstructured":"Lamport, L., How to make a multiprocessor computer that correctly executes multiprocess programs, IEEE Transactions On Computer C28, 1979, 690\u2013691.","journal-title":"IEEE Transactions On Computer"},{"key":"4_CR50","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/MC.1984.1658927","volume":"17","author":"JK Lee","year":"1984","unstructured":"Lee, J.K., Smith, A.J., Branch prediction strategies and branch target buffer design, IEEE Computer 17, 1984, 6\u201322.","journal-title":"IEEE Computer"},{"key":"4_CR51","doi-asserted-by":"crossref","unstructured":"Lipasti, M.H., Shen, J.P., Exceeding the dataflow limit via value prediction, Proc. 29th Annual International Symposium on Microarchitecture, 1996, 226\u2013237.","DOI":"10.1109\/MICRO.1996.566464"},{"key":"4_CR52","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1147\/sj.92.0078","volume":"9","author":"RL Mattson","year":"1970","unstructured":"Mattson, R.L., Gecsei, J., Slutz, D.R., Traiger, I.L., Evaluation techniques for storage hierarchies, IBM Systems Journal 9, 1970, 78\u2013117.","journal-title":"IBM Systems Journal"},{"key":"4_CR53","doi-asserted-by":"crossref","unstructured":"Moshovos, A., Breach, S.E., Vijaykumar, T.N., Sohi, G.S., Dynamic speculation and synchronization of data dependencies, Proc. 24th Annual International Symposium on Computer Architecture, 1997, 18 1193.","DOI":"10.1145\/264107.264189"},{"key":"4_CR54","volume-title":"A low-cost parallel multiprocessor using a","author":"MPC","year":"1998","unstructured":"MPC: A low-cost parallel multiprocessor using a 1 Gbit\/s communication network, 1998, ( See http:\/\/www-asim.1ip6.fr\/mpc\/ )."},{"key":"4_CR55","doi-asserted-by":"crossref","unstructured":"Olukotun, K., Nayfeh, B.A., Hammond, L., Wilson, K., Chang, K., The case for a single-chip multiprocessor, Proc. 7th International Conference on Architectural Support for Programming Languages and Operating Systems, 1996, 2\u201311.","DOI":"10.1145\/237090.237140"},{"key":"4_CR56","doi-asserted-by":"crossref","unstructured":"Pan, S.-T., So, K., Rameh, J.7., Improving the accuracy of dynamic branch prediction using branch correlation, Proc. 5th International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, 76\u201384.","DOI":"10.1145\/143365.143490"},{"key":"4_CR57","doi-asserted-by":"crossref","unstructured":"Papamarcos, M., Patel, J., A low overhead coherence solution for multiprocessors with private cache memories, Proc. 11th Annual International Symposium on Computer Architecture, 1984, 348\u2013354.","DOI":"10.1145\/773453.808204"},{"key":"4_CR58","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/40.491458","volume":"16","author":"DB Papworth","year":"1996","unstructured":"Papworth, D.B., Tuning the Pentium Pro microarchitecture, IEEE Micro 16, 1996, 8\u201315.","journal-title":"IEEE Micro"},{"key":"4_CR59","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/40.592312","volume":"17","author":"D Patterson","year":"1997","unstructured":"Patterson, D., Anderson, T., Cardwell, N., Fromm, R., Keeton, K., Kozyrakis, C., Thomas, R., Yelick, K., A case for intelligent RAM, IEEE Micro 17, 1997, 34\u201344.","journal-title":"IEEE Micro"},{"key":"4_CR60","doi-asserted-by":"crossref","unstructured":"Patterson, D., Chen, P., Gibson, G., Katz, R., A case for redundant arrays of inexpensive disks (RAIDS), Proc. ACM-SIGMOD International Conference on Management of Data, 1988, 109\u2013116.","DOI":"10.1145\/971701.50214"},{"key":"4_CR61","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/88.494605","volume":"4","author":"J Protic","year":"1996","unstructured":"Protic, J., Tomasevic, M., Milutinovic, V., Distributed shared memory: Concepts and systems, IEEE Parallel and Distributed Technology 4, 1996, 63\u201379.","journal-title":"Distributed Technology"},{"key":"4_CR62","volume-title":"Special Issue on Multimedia Systems and Applications","author":"A Rodriguez","year":"1995","unstructured":"Rodriguez, A., Rowe, L., (eds.), IEEE Computer 28, Special Issue on Multimedia Systems and Applications, 1995."},{"key":"4_CR63","doi-asserted-by":"crossref","unstructured":"Santhanam, V., Gornish, E.H., Hsu, W.C., Data prefetching on the HP PA-8000, Proc. 24th Annual International Symposium on Computer Architecture, 1997, 264\u2013273.","DOI":"10.1145\/384286.264208"},{"key":"4_CR64","doi-asserted-by":"crossref","unstructured":"Seznec, A., Jourdan, S., Sainrat, P., Michaud, P., Multiple-block ahead branch predictors, Proc. 7th International Conference on Architectural Support for Programming Languages and Operating Systems, 1996, 116\u2013127.","DOI":"10.1145\/248209.237169"},{"key":"4_CR65","doi-asserted-by":"crossref","unstructured":"Sharp, O., The grand challenges, Byte, 1995, 65\u201372.","DOI":"10.1016\/0895-7177(95)00023-U"},{"key":"4_CR66","doi-asserted-by":"crossref","unstructured":"Sindhu, P., Frailong, J.M., Gastinel, J., Cekleov, M., Yuan, L., Gunning, B., Curry, D., XDBus: A high-performance, consistent, packet-switched VLSI bus, Proc. IEEE Computer Society International Conference (COMPCON), 1993, 338\u2013344.","DOI":"10.1109\/CMPCON.1993.289691"},{"key":"4_CR67","doi-asserted-by":"crossref","unstructured":"Sodani, A., Sohi, G.S, Dynamic instruction reuse, Proc. 22nd Annual International Symposium on Computer Architecture, 1997, 194\u2013205.","DOI":"10.1145\/384286.264200"},{"key":"4_CR68","unstructured":"TMC90] Thinking machines corporation, Programming The CM I\/O System,1990."},{"key":"4_CR69","first-page":"33","volume":"26","author":"JE Thornton","year":"1961","unstructured":"Thornton, J.E., Parallel operation in the Control Data 6600, Proc. Fall Joint Computers Conference 26, 1961, 33\u201340.","journal-title":"Proc. Fall Joint Computers Conference"},{"key":"4_CR70","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/MM.1994.363067","volume":"14","author":"M Tomasevic","year":"1994","unstructured":"Tomasevic, M., Milutinovic, V., Hardware approaches to cache coher=ence in shared-memory multiprocessors, Part 1, IEEE Micro 14, 1994, 52\u201359.","journal-title":"IEEE Micro"},{"key":"4_CR71","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1109\/40.331392","volume":"14","author":"M Tomasevic","year":"1994","unstructured":"Tomasevic, M., Milutinovic, V., Hardware approaches to cache coherence in shared-memory multiprocessors, Part 2, IEEE Micro 14, 1994, 61\u201366.","journal-title":"IEEE Micro"},{"key":"4_CR72","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M., Simultaneous multithreading: Maximizing on-chip parallelism, Proc. 22nd Annual International Symposium on Computer Architecture, IEEE\/ACM, 1995, 392\u2013403.","DOI":"10.1145\/225830.224449"},{"key":"4_CR73","doi-asserted-by":"crossref","unstructured":"Uht, A.K., Sindagi, V., Disjoint eager execution: An optimal form of speculative execution, Proc. 28th Annual International Symposium on Microarchitecture, 1995, 313\u2013325.","DOI":"10.1109\/MICRO.1995.476841"},{"key":"4_CR74","doi-asserted-by":"crossref","unstructured":"Wilkes, J., Golding, R., Staelin, C., Sullivan, T., The HP AutoRAID hierarchical storage system, Proc. 5th ACM Symposium on Operating Systems Principles, ACM, 1995, 96\u2013108.","DOI":"10.1145\/224057.224065"},{"key":"4_CR75","doi-asserted-by":"publisher","first-page":"1154","DOI":"10.1109\/12.257701","volume":"42","author":"CE Wu","year":"1993","unstructured":"Wu, C.E., A quantitative evaluation of cache types for highperformance computer systems, IEEE Transactions On Computers 42, 1993, 1154\u20131161.","journal-title":"IEEE Transactions On Computers"},{"key":"4_CR76","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/40.491460","volume":"16","author":"KC Yeager","year":"1996","unstructured":"Yeager, K.C., The MIPS R10000 superscalar microarchitecture, IEEE Micro 16, 1996, 28\u201341.","journal-title":"IEEE Micro"},{"key":"4_CR77","doi-asserted-by":"crossref","unstructured":"Yeh, T.Y., Patt, Y.N., Alternative implementations of two-level adaptive training branch prediction, Proc. 19th Annual International Symposium on Computer Architecture, 1992, 124\u2013134.","DOI":"10.1145\/146628.139709"},{"key":"4_CR78","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/40.546564","volume":"17","author":"A Yu","year":"1996","unstructured":"Yu, A., The future of microprocessors, IEEE Micro 17, 1996, 46\u201353.","journal-title":"IEEE Micro"}],"container-title":["Handbook on Parallel and Distributed Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-04303-5_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T19:12:47Z","timestamp":1745953967000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-04303-5_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783642085710","9783662043035"],"references-count":78,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-04303-5_4","relation":{},"subject":[],"published":{"date-parts":[[2000]]}}}