{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T00:00:04Z","timestamp":1767139204954,"version":"build-2238731810"},"publisher-location":"Berlin, Heidelberg","reference-count":78,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783662437216","type":"print"},{"value":"9783662437223","type":"electronic"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-662-43722-3_7","type":"book-chapter","created":{"date-parts":[[2014,5,31]],"date-time":"2014-05-31T08:46:10Z","timestamp":1401525970000},"page":"133-172","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Reversible Logic Based Design and Test of Field Coupled Nanocomputing Circuits"],"prefix":"10.1007","author":[{"given":"Himanshu","family":"Thapliyal","sequence":"first","affiliation":[]},{"given":"Nagarajan","family":"Ranganathan","sequence":"additional","affiliation":[]},{"given":"Saurabh","family":"Kotiyal","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,6,1]]},"reference":[{"key":"7_CR1","unstructured":"QCADesigner. http:\/\/waluslab.ece.ubc.ca\/qcadesigner\/"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"IEEE. All rights reserved. Reprinted with permission from Thapliyal, H., Ranganathan, N., Kotiyal, S.: Design of testable reversible sequential circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(7), 1201\u20131209 (2013)","DOI":"10.1109\/TVLSI.2012.2209688"},{"issue":"2","key":"7_CR3","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1109\/TNANO.2011.2169983","volume":"11","author":"MT Alam","year":"2012","unstructured":"Alam, M.T., Kurtz, S.J., Siddiq, M.A.J., Niemier, M.T., Bernstein, G.H., Hu, X.S., Porod, W.: On-chip clocking of nanomagnet logic lines and gates. IEEE Trans. Nanotechnol. 11(2), 273\u2013286 (2012)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Anderson, N., Ercan, I., Ganesh, N.: Toward nanoprocessor thermodynamics. In: 2012 12th IEEE Conference on Nanotechnology (IEEE-NANO), pp. 1\u20136 (2012)","DOI":"10.1109\/NANO.2012.6322186"},{"key":"7_CR5","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17, 525\u2013532 (1973)","journal-title":"IBM J. Res. Dev."},{"issue":"2\u20133","key":"7_CR6","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1007\/s10836-006-0551-y","volume":"23","author":"S Bhanja","year":"2007","unstructured":"Bhanja, S., Ottavi, M., Lombardi, F., Pontarelli, S.: QCA circuits for robust coplanar crossing. J. Electron. Test. 23(2\u20133), 193\u2013210 (2007)","journal-title":"J. Electron. Test."},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Bhanja, S., Pulecio, J.: A review of magnetic cellular automata systems. In: 2011 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2373\u20132376. IEEE (2011)","DOI":"10.1109\/ISCAS.2011.5938080"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Bubna, M., Goyal, N., Sengupta, I.: A DFT methodology for detecting bridging faults in reversible logic circuits. In: Proceedings of 2007 IEEE Region 10 Conference, Tencon 2007, Taipei, pp. 1\u20134, Oct 2007","DOI":"10.1109\/TENCON.2007.4428915"},{"issue":"3","key":"7_CR9","doi-asserted-by":"publisher","first-page":"374","DOI":"10.1109\/TNANO.2007.894839","volume":"6","author":"H Cho","year":"2007","unstructured":"Cho, H., Swartzlander, E.: Adder designs and analyses for quantum-dot cellular automata. IEEE Trans. Nanotechnol. 6(3), 374\u2013383 (2007)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Cho, H., Swartzlander, E.: Serial parallel multiplier design in quantum-dot cellular automata. In: Proceedings of the IEEE Symposium Computer Arithmetic (ARITH), Montepellier, France, pp. 7\u201315 (2007)","DOI":"10.1109\/ARITH.2007.32"},{"issue":"4","key":"7_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1324177.1324181","volume":"3","author":"ML Chuang","year":"2008","unstructured":"Chuang, M.L., Wang, C.Y.: Synthesis of reversible sequential elements. J. Emerg. Technol. Comput. Syst. 3(4), 1\u201319 (2008)","journal-title":"J. Emerg. Technol. Comput. Syst."},{"issue":"29","key":"7_CR12","first-page":"81","volume":"1","author":"M Dalui","year":"2010","unstructured":"Dalui, M., Sen, B., Sikdar, B.K.: Fault tolerant QCA logic design with coupled majority-minority gate. Int. J. Comput. Appl. 1(29), 81\u201387 (2010)","journal-title":"Int. J. Comput. Appl."},{"key":"7_CR13","doi-asserted-by":"crossref","unstructured":"Ercan, I., Anderson, N.: Heat dissipation bounds for nanocomputing: theory and application to QCA. In: 2011 11th IEEE Conference on Nanotechnology (IEEE-NANO), pp. 1289\u20131294 (2011)","DOI":"10.1109\/NANO.2011.6144346"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Farazmand, N., Zamani, M., Tahoori, M.B.: Online fault testing of reversible logic using dual rail coding. In: Proceedings of IEEE International On-Line Testing Symposium, pp. 204\u2013205, May 2010","DOI":"10.1109\/IOLTS.2010.5560205"},{"issue":"1","key":"7_CR15","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1023\/A:1011415529354","volume":"3","author":"A Fijany","year":"2001","unstructured":"Fijany, A., Toomarian, B.N.: New design for quantum dots cellular automata to obtain fault tolerant logic gates. J. Nanopart. Res. 3(1), 27\u201337 (2001)","journal-title":"J. Nanopart. Res."},{"key":"7_CR16","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1023\/A:1011415529354","volume":"3","author":"A Fijany","year":"2001","unstructured":"Fijany, A., Toomarian, B.N.: New design for quantum dots cellular automata to obtain fault tolerant logic gates. J. Nanopart. Res. 3, 27\u201337 (2001)","journal-title":"J. Nanopart. Res."},{"key":"7_CR17","doi-asserted-by":"crossref","unstructured":"Frank, M.: Approaching the physical limits of computing. In: Proceedings of ISMVL 2005, The Thirty-Fifth International Symposium on Multiple-Valued Logic, Calgary, Canada, pp. 168\u2013185, May 2005","DOI":"10.1109\/ISMVL.2005.9"},{"key":"7_CR18","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E Fredkin","year":"1982","unstructured":"Fredkin, E., Toffoli, T.: Conservative logic. Int. J. Theor. Phys. 21, 219\u2013253 (1982)","journal-title":"Int. J. Theor. Phys."},{"key":"7_CR19","unstructured":"Frost-Murphy, S., Ottavi, M., Frank, M., DeBenedictis, E.: On the design of reversible QDCA systems. Technical Report SAND2006-5990, Sandia National Laboratories (2006)"},{"key":"7_CR20","doi-asserted-by":"crossref","unstructured":"Gro\u00dfe, D., Wille, R., Dueck, G.W., Drechsler, R.: Exact synthesis of elementary quantum gate circuits for reversible functions with dont cares. In: Proceedings of the International Symposium on Multi-Valued Logic, Dallas, Texas, pp. 214\u2013219, May 2008","DOI":"10.1109\/ISMVL.2008.42"},{"issue":"5","key":"7_CR21","doi-asserted-by":"publisher","first-page":"703175","DOI":"10.1109\/TCAD.2009.2017215","volume":"28","author":"D Gro\u00dfe","year":"2009","unstructured":"Gro\u00dfe, D., Wille, R., Dueck, G., Drechsler, R.: Exact multiple control toffoli network synthesis with SAT techniques. IEEE Trans. CAD 28(5), 703175 (2009)","journal-title":"IEEE Trans. CAD"},{"issue":"11","key":"7_CR22","doi-asserted-by":"publisher","first-page":"2317","DOI":"10.1109\/TCAD.2006.871622","volume":"25","author":"P Gupta","year":"2006","unstructured":"Gupta, P., Agarwal, A., Jha, N.K.: An algorithm for synthesis of reversible logic ciruits. IEEE Trans. Comput. Aided Des. 25(11), 2317\u20132330 (2006)","journal-title":"IEEE Trans. Comput. Aided Des."},{"issue":"1","key":"7_CR23","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/TVLSI.2007.891081","volume":"15","author":"P Gupta","year":"2007","unstructured":"Gupta, P., Jha, N.K., Lingappan, L.: A test generation framework for quantum cellular automata circuits. IEEE Trans. VLSI Sys. 15(1), 24\u201336 (2007)","journal-title":"IEEE Trans. VLSI Sys."},{"key":"7_CR24","doi-asserted-by":"crossref","unstructured":"Hanninen, I., Takala, J.: Robust adders based on quantum-dot cellular automata, In: Proceedings of the IEEE International Conference Application-Specific Systems, Architectures and Processors (ASAP), Montreal, QC, Canada, pp. 391\u2013396, Jul 2007","DOI":"10.1109\/ASAP.2007.4459295"},{"issue":"1","key":"7_CR25","doi-asserted-by":"publisher","first-page":"503","DOI":"10.1016\/j.vlsi.2006.08.001","volume":"40","author":"J Huang","year":"2007","unstructured":"Huang, J., Momenzadeh, M., Lombardi, F.: Analysis of missing and additional cell defects in sequential quantum-dot cellular automata. Integr. VLSI J. 40(1), 503\u2013515 (2007)","journal-title":"Integr. VLSI J."},{"key":"7_CR26","unstructured":"Jin, Z.: Fabrication and measurement of molecular quantum cellular automata (QCA) device. Ph.D. thesis, University of Notre Dame (2006)"},{"key":"7_CR27","unstructured":"Kartschoke, P.: Implementation issues in conservative logic networks. In: M.S.E.E. Thesis, University of Virginia, Charlottesville, VA (1992)"},{"issue":"1","key":"7_CR28","doi-asserted-by":"publisher","first-page":"176","DOI":"10.1109\/TCAD.2006.883921","volume":"26","author":"K Kim","year":"2007","unstructured":"Kim, K., Wu, K., Karri, R.: The robust QCA adder designs using composable QCA building blocks. IEEE Trans. Comput. Aided Des. 26(1), 176\u2013183 (2007)","journal-title":"IEEE Trans. Comput. Aided Des."},{"issue":"2","key":"7_CR29","doi-asserted-by":"publisher","first-page":"170","DOI":"10.1109\/TNANO.2009.2028609","volume":"9","author":"K Kong","year":"2010","unstructured":"Kong, K., Shang, Y., Lu, R.: An optimized majority logic synthesis methodology for quantum-dot cellular automata. IEEE Trans. Nanotechnol. 9(2), 170\u2013183 (2010)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"18","key":"7_CR30","doi-asserted-by":"publisher","first-page":"2766","DOI":"10.1364\/OL.34.002766","volume":"34","author":"N Kostinski","year":"2009","unstructured":"Kostinski, N., Fok, M.P., Prucnal, P.R.: Experimental demonstration of an all-optical fiber-based Fredkin gate. Opt. Lett. 34(18), 2766\u20132768 (2009)","journal-title":"Opt. Lett."},{"key":"7_CR31","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in the computational process. IBM J. Res. Dev. 5, 183\u2013191 (1961)","journal-title":"IBM J. Res. Dev."},{"issue":"2","key":"7_CR32","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1109\/JPROC.2009.2035451","volume":"98","author":"L Chang","year":"2010","unstructured":"Chang, L., Frank, D.J., Montoye, R.K., Koester, S.J., Ji, B.L., Coteus, P.W., Dennard, R.H., Haensch, W.: Practical strategies for power-efficient computing technologies. Proc. IEEE 98(2), 215\u2013236 (2010)","journal-title":"Proc. IEEE"},{"issue":"4","key":"7_CR33","doi-asserted-by":"publisher","first-page":"1056","DOI":"10.1021\/ja026856g","volume":"125","author":"C Lent","year":"2003","unstructured":"Lent, C., Isaksen, B., Lieberman, M.: Molecular quantum-dot cellular automata. J. Am. Chem. Soc. 125(4), 1056\u20131063 (2003)","journal-title":"J. Am. Chem. Soc."},{"issue":"4","key":"7_CR34","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/5.573740","volume":"85","author":"C Lent","year":"1997","unstructured":"Lent, C., Tougaw, P.: A device architecture for computing with quantum dots. Proc. IEEE 85(4), 541\u2013557 (1997)","journal-title":"Proc. IEEE"},{"issue":"6","key":"7_CR35","doi-asserted-by":"publisher","first-page":"1239","DOI":"10.1109\/TNANO.2012.2222663","volume":"11","author":"W Liu","year":"2012","unstructured":"Liu, W., Srivastava, S., Lu, L., O\u2019Neill, M., Swartzlander, E.: Are QCA cryptographic circuits resistant to power analysis attack? IEEE Trans. Nanotechnol. 11(6), 1239\u20131251 (2012)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"7_CR36","doi-asserted-by":"crossref","unstructured":"Lu, Y., Liu, M., Lent, C.: Molecular quantum-dot cellular automata: from molecular structure to circuit dynamics. J. Appl. Phys. 102 (2007) (Article No. 034311)","DOI":"10.1063\/1.2767382"},{"issue":"1\u20133","key":"7_CR37","first-page":"1244","volume":"24","author":"X Ma","year":"2008","unstructured":"Ma, X., Huang, J., Metra, C., Lombardi, F.: Reversible gates and testability of one dimensional arrays of molecular QCA. J. Elect. Test. 24(1\u20133), 1244\u20131245 (2008)","journal-title":"J. Elect. Test."},{"issue":"1","key":"7_CR38","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1007\/s10836-008-5078-y","volume":"25","author":"X Ma","year":"2009","unstructured":"Ma, X., Huang, J., Metra, C., Lombardi, F.: Detecting multiple faults in one-dimensional arrays of reversible qca gates. J. Elect. Test. 25(1), 39\u201354 (2009)","journal-title":"J. Elect. Test."},{"key":"7_CR39","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1109\/TIM.2009.2022103","volume":"59","author":"S Mahammad","year":"2010","unstructured":"Mahammad, S., Veezhinathan, K.: Constructing online testable circuits using reversible logic. IEEE Trans. Instrum. Meas. 59, 101\u2013109 (2010)","journal-title":"IEEE Trans. Instrum. Meas."},{"issue":"11","key":"7_CR40","doi-asserted-by":"publisher","first-page":"1497","DOI":"10.1109\/TCAD.2004.836735","volume":"23","author":"D Maslov","year":"2004","unstructured":"Maslov, D., Dueck, G.W.: Reversible cascades with minimal garbage. IEEE Trans. Comput. Aided Des. 23(11), 1497\u20131509 (2004)","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"7_CR41","doi-asserted-by":"crossref","unstructured":"Mathew, J., Rahaman, H., Jose, B.R., Pradhan, D.K.: Design of reversible finite field arithmetic circuits with error detection. In: 21st International Conference on VLSI Design 2008, VLSID 2008, pp. 453\u2013459. IEEE (2008)","DOI":"10.1109\/VLSI.2008.96"},{"key":"7_CR42","doi-asserted-by":"crossref","unstructured":"Momenzadeh, M., Ottavi, M., Lombardi, F.: Modeling QCA defects at molecular level in combinational circuits. In: Proceedings of DFT in VLSI Systems, Monterey, CA, USA, pp. 208\u2013216, Oct 2005","DOI":"10.1109\/DFTVS.2005.46"},{"issue":"1","key":"7_CR43","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1016\/j.tcs.2008.01.041","volume":"395","author":"K Morita","year":"2008","unstructured":"Morita, K.: Reversible computing and cellular automata-a survey. Theor. Comput. Sci. 395(1), 101\u2013131 (2008)","journal-title":"Theor. Comput. Sci."},{"key":"7_CR44","volume-title":"Quantum Computation and Quantum Information","author":"MA Nielsen","year":"2000","unstructured":"Nielsen, M.A., Chuang, I.L.: Quantum Computation and Quantum Information. Cambridge University Press, New York (2000)"},{"key":"7_CR45","unstructured":"Niemier, M.T., Rodrigues, A.F., Kogge, P.M.: A potentially implementable FPGA for quantum dot cellular automata. In: Proceedings of the 1st Workshop on Non-Silicon Computation (NSC-1), Boston, MS (2002)"},{"issue":"4","key":"7_CR46","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1145\/1216396.1216397","volume":"2","author":"M Ottavi","year":"2006","unstructured":"Ottavi, M., Schiano, L., Lombardi, F., Tougaw, D.: HDLQ: a HDL environment for QCA design. ACM J. Emerg. Tech. 2(4), 243\u2013261 (2006)","journal-title":"ACM J. Emerg. Tech."},{"key":"7_CR47","doi-asserted-by":"crossref","unstructured":"Parhami, B.: Fault-tolerant reversible circuits. In: Proceedings of 40th Asilomar Conference Signals, Systems, and Computers, Pacific Grove, CA, pp. 1726\u20131729, Nov 2006","DOI":"10.1109\/ACSSC.2006.355056"},{"key":"7_CR48","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1109\/TCAD.2004.831576","volume":"23","author":"KN Patel","year":"2004","unstructured":"Patel, K.N., Hayes, J.P., Markov, I.L.: Fault testing for reversible circuits. IEEE Trans. CAD 23, 410\u2013416 (2004)","journal-title":"IEEE Trans. CAD"},{"key":"7_CR49","doi-asserted-by":"crossref","unstructured":"Pedram, M., Wu, Q., Wu, X.: A new design for double edge triggered flip-flops. In: Proceedings of the Asia South Pacific Design Automation Conference, Yokahama, pp. 417\u2013421 (1998)","DOI":"10.1109\/ASPDAC.1998.669513"},{"key":"7_CR50","doi-asserted-by":"crossref","unstructured":"Polian, I., Fiehn, T., Becker, B., Hayes, J.P.: A family of logical fault models for reversible circuits. In: ATS \u201905: Proceedings of the 14th Asian Test Symposium on Asian Test Symposium, Kolkata, India, pp. 422\u2013427 (2005)","DOI":"10.1109\/ATS.2005.9"},{"issue":"4","key":"7_CR51","doi-asserted-by":"publisher","first-page":"277","DOI":"10.1145\/1216396.1216399","volume":"2","author":"AK Prasad","year":"2006","unstructured":"Prasad, A.K., Shende, V., Markov, I., Hayes, J., Patel, K.N.: Data structures and algorithms for simplifying reversible circuits. ACM JETC 2(4), 277\u2013293 (2006)","journal-title":"ACM JETC"},{"issue":"3","key":"7_CR52","doi-asserted-by":"publisher","first-page":"034308","DOI":"10.1063\/1.3213371","volume":"107","author":"JF Pulecio","year":"2010","unstructured":"Pulecio, J.F., Bhanja, S.: Magnetic cellular automata coplanar cross wire systems. J. Appl. Phys. 107(3), 034308 (2010)","journal-title":"J. Appl. Phys."},{"key":"7_CR53","first-page":"1","volume":"99","author":"J Pulecio","year":"2011","unstructured":"Pulecio, J., Pendru, P., Kumari, A., Bhanja, S.: Magnetic cellular automata wire architectures. IEEE Trans. Nanotechnol. 99, 1 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"7_CR54","doi-asserted-by":"crossref","unstructured":"Rahaman, H., Kole, D.K., Das, D.K., Bhattacharya, B.B.: On the detection of missing gate faults in reversible circuits by a universal test set. In: Proceedings VLSI Design 2008, 21st International Conference on VLSI Design, Hyderabad, India, pp. 163\u2013168, Jan 2008","DOI":"10.1109\/VLSI.2008.106"},{"issue":"3","key":"7_CR55","doi-asserted-by":"publisher","first-page":"780","DOI":"10.1109\/TASC.2011.2104352","volume":"21","author":"J Ren","year":"2011","unstructured":"Ren, J., Semenov, V.K.: Progress with physically and logically reversible superconducting digital circuits. IEEE Trans. Appl. Supercond. 21(3), 780\u2013786 (2011)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"7_CR56","doi-asserted-by":"publisher","first-page":"961","DOI":"10.1109\/TASC.2009.2018250","volume":"19","author":"J Ren","year":"2009","unstructured":"Ren, J., Semenov, V.K., Polyakov, Y.A., Averin, D.V., Tsai, J.S.: Progress towards reversible computing with nSQUID arrays. IEEE Trans. Appl. Supercond. 19, 961\u2013967 (2009)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"7_CR57","unstructured":"Rice, J.: A new look at reversible memory elements. In: Proceedings of International Symposium on Circuits and Systems (ISCAS) 2006, Kos, Greece, pp. 243\u2013246, May 2006"},{"key":"7_CR58","doi-asserted-by":"publisher","first-page":"455","DOI":"10.1109\/TASC.2007.898260","volume":"17","author":"VK Semenov","year":"2007","unstructured":"Semenov, V.K., Danilov, G.V., Averin, D.V.: Classical and quantum operation modes of the reversible Josephson-junction logic circuits. IEEE Trans. Appl. Supercond. 17, 455\u2013461 (2007)","journal-title":"IEEE Trans. Appl. Supercond."},{"key":"7_CR59","doi-asserted-by":"publisher","first-page":"710","DOI":"10.1109\/TCAD.2003.811448","volume":"22","author":"VV Shende","year":"2003","unstructured":"Shende, V.V., Prasad, A., Markov, I., Hayes, J.: Synthesis of reversible logic circuits. IEEE Trans. CAD 22, 710\u2013722 (2003)","journal-title":"IEEE Trans. CAD"},{"key":"7_CR60","unstructured":"Swaminathan, G.: Concurrent error detection techniques using parity. In: M.S.E.E. Thesis, University of Virginia, Charlottesville, VA (1989)"},{"key":"7_CR61","doi-asserted-by":"crossref","unstructured":"Swaminathan, G., Aylor, J., Johnson, B.: Concurrent testing of VLSI circuits using conservative logic. In: Proceedings of International Conference on Computer Design (ICCD), Cambridge, MA, pp. 60\u201365, Sep 1990","DOI":"10.1109\/ICCD.1990.130161"},{"issue":"4","key":"7_CR62","doi-asserted-by":"publisher","first-page":"432","DOI":"10.1109\/TNANO.2004.834169","volume":"3","author":"MB Tahoori","year":"2004","unstructured":"Tahoori, M.B., Huang, J., Momenzadeh, M., Lombardi, F.: Testing of quantum cellular automata. IEEE Trans. Nanotechnol. 3(4), 432\u2013442 (2004)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"2","key":"7_CR63","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1016\/j.optlastec.2009.06.017","volume":"42","author":"C Taraphdara","year":"2010","unstructured":"Taraphdara, C., Chattopadhyay, T., Roy, J.: Machzehnder interferometer-based all-optical reversible logic gate. Opt. Laser Technol. 42(2), 249\u2013259 (2010)","journal-title":"Opt. Laser Technol."},{"key":"7_CR64","doi-asserted-by":"crossref","unstructured":"Taskin, B., Chiu, A., Salkind, J., Venutolo, D.: A shift-register-based QCA memory architecture. ACM J. Emerg. Tech. Comput. Sys. 5(1) (2009) (Article No. 4)","DOI":"10.1145\/1482613.1482617"},{"key":"7_CR65","doi-asserted-by":"crossref","unstructured":"Thapliyal, H.: Design, synthesis and test of reversible logic circuits for emerging nanotechnologies. Ph.D. thesis, University of South Florida, Tampa, Dec 2011","DOI":"10.1109\/ISVLSI.2012.83"},{"issue":"1","key":"7_CR66","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/TNANO.2009.2025038","volume":"9","author":"H Thapliyal","year":"2010","unstructured":"Thapliyal, H., Ranganathan, N.: Reversible logic-based concurrently testable latches for molecular QCA. IEEE Trans. Nanotechnol. 9(1), 62\u201369 (2010)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"7_CR67","unstructured":"Thapliyal, H., Srinivas, M.B., Zwolinski, M.: A beginning in the reversible logic synthesis of sequential circuits. In: Proceedings of the Military and Aerospace Programmable Logic Devices International Conference Washington, Sep 2005"},{"key":"7_CR68","doi-asserted-by":"crossref","unstructured":"Thapliyal, H., Vinod, A.P.: Design of reversible sequential elements with feasibility of transistor implementation. In: Proceedings of the 2007 IEEE International Symposium on Circuits and Systems, New Orleans, USA, pp. 625\u2013628 (May 2007)","DOI":"10.1109\/ISCAS.2007.378815"},{"issue":"4","key":"7_CR69","doi-asserted-by":"publisher","first-page":"14:1","DOI":"10.1145\/1877745.1877748","volume":"6","author":"H Thapliyal","year":"2010","unstructured":"Thapliyal, H., Ranganathan, N.: Design of reversible sequential circuits optimizing quantum cost, delay and garbage outputs. ACM J. Emerg. Technol. Comput. Syst. 6(4), 14:1\u201314:35 (2010). (Article No. 14)","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"issue":"3","key":"7_CR70","doi-asserted-by":"publisher","first-page":"1818","DOI":"10.1063\/1.356375","volume":"75","author":"P Tougaw","year":"1994","unstructured":"Tougaw, P., Lent, C.: Logical devices implemented using quantum cellular automata. J. Appl. Phys. 75(3), 1818\u20131825 (1994)","journal-title":"J. Appl. Phys."},{"issue":"8","key":"7_CR71","doi-asserted-by":"publisher","first-page":"4722","DOI":"10.1063\/1.363455","volume":"80","author":"P Tougaw","year":"1996","unstructured":"Tougaw, P., Lent, C.: Dynamic behavior of quantum cellular automata. J. Appl. Phys. 80(8), 4722\u20134736 (1996)","journal-title":"J. Appl. Phys."},{"issue":"2","key":"7_CR72","doi-asserted-by":"publisher","first-page":"406","DOI":"10.1109\/TIM.2006.870319","volume":"55","author":"DP Vasudevan","year":"2006","unstructured":"Vasudevan, D.P., Lala, P.K., Parkerson, J.P.: Reversible-logic design with online testability. IEEE Trans. Instrum. Meas. 55(2), 406\u2013414 (2006)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"7_CR73","doi-asserted-by":"crossref","unstructured":"Wang, P., Niamat, M., Vemuru, S.: Minimal majority gate mapping of 4-variable functions for quantum cellular automata. In: 2011 11th IEEE Conference on Nanotechnology (IEEE-NANO), pp. 1307\u20131312. IEEE (2011)","DOI":"10.1109\/NANO.2011.6144617"},{"key":"7_CR74","doi-asserted-by":"crossref","unstructured":"Wei, T., Wu, K., Karri, R., Orailoglu, A.: Fault tolerant quantum cellular array (QCA) design using triple modular redundancy with shifted operands. In: Proceedings of the 2005 Conference on Asia South Pacific Design Automation, Shanghai, China, pp. 1192\u20131195 (Jan 2005)","DOI":"10.1145\/1120725.1120938"},{"issue":"2","key":"7_CR75","doi-asserted-by":"publisher","first-page":"207","DOI":"10.1093\/comjnl\/bxm042","volume":"51","author":"G Yang","year":"2008","unstructured":"Yang, G., Song, X., Hung, W.N., Perkowski, M.A.: Bi-directional synthesis of 4-bit reversible circuits. Comput. J. 51(2), 207\u2013215 (2008)","journal-title":"Comput. J."},{"key":"7_CR76","unstructured":"Zhang, R., Walus, K., Wang, W., Jullien, G.: Performance comparison of quantum dot cellular automata adders. In: Proceedings of the IEEE International Symposium Circiuts and Systems, Kobe, Japan, pp. 2522\u20132526 (May 2005)"},{"issue":"4","key":"7_CR77","doi-asserted-by":"publisher","first-page":"443","DOI":"10.1109\/TNANO.2004.834177","volume":"3","author":"R Zhang","year":"2004","unstructured":"Zhang, R., Walus, K., Wang, W., Jullien, G.A.: A method of majority logic reduction for quantum cellular automata. IEEE Trans. Nanotechnol. 3(4), 443\u2013450 (2004)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"7_CR78","unstructured":"Zhong, J., Muzio, J.: Analyzing fault models for reversible logic circuits. IEEE Congr. Evol. Comput., Vancouver, BC, pp. 2422\u20132427 (2006)"}],"container-title":["Lecture Notes in Computer Science","Field-Coupled Nanocomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-43722-3_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T01:43:30Z","timestamp":1746236610000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-662-43722-3_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783662437216","9783662437223"],"references-count":78,"aliases":["10.1007\/978-3-662-45908-9_7"],"URL":"https:\/\/doi.org\/10.1007\/978-3-662-43722-3_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"1 June 2014","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}