{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T04:04:29Z","timestamp":1746331469724,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662438794"},{"type":"electronic","value":"9783662438800"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-662-43880-0_34","type":"book-chapter","created":{"date-parts":[[2014,6,25]],"date-time":"2014-06-25T09:42:01Z","timestamp":1403689321000},"page":"305-312","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Hybrid Genetic Algorithm for Allocation Mapping in Processor Array Design"],"prefix":"10.1007","author":[{"given":"Piotr","family":"Ratuszniak","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,6,26]]},"reference":[{"key":"34_CR1","unstructured":"Peterson, M.: FPGA acceleration for outstanding performance. Challenges and opportunities. In: Parallel Processing and Applied Mathematics, Wroclaw, Poland (2009)"},{"key":"34_CR2","doi-asserted-by":"crossref","unstructured":"Kestur, S., Davis, J., Williams, O.: BLAS comparision on FPGA, CPU and GPU. In: IEEE Computer Society Symposium on VLSI, pp. 288\u2013293 (2010)","DOI":"10.1109\/ISVLSI.2010.84"},{"key":"34_CR3","unstructured":"Williams, J., George, A.D., Richardson, J., Gosrani, K., Suresh, S.: Computational density of fixed and reconfigurable multi-core devices for application acceleration. In: Proceedings of the 4th Reconfigurable Systems Summer Institute, Nat\u2019l Center for Supercomp. App., Illinois (2008)"},{"key":"34_CR4","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1007\/s11265-007-0129-7","volume":"53","author":"YK Chen","year":"2008","unstructured":"Chen, Y.K., Kung, S.Y.: Trend and challenge on system-on-a-chip designs. J. Signal Proc. Syst. 53, 217\u2013229 (2008). (Springer)","journal-title":"J. Signal Proc. Syst."},{"key":"34_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"238","DOI":"10.1007\/978-3-642-29843-1_27","volume-title":"Large-Scale Scientific Computing","author":"P Ratuszniak","year":"2012","unstructured":"Ratuszniak, P.: Processor array design with the use of genetic algorithm. In: Lirkov, I., Margenov, S., Wa\u015bniewski, J. (eds.) LSSC 2011. LNCS, vol. 7116, pp. 238\u2013246. Springer, Heidelberg (2012)"},{"key":"34_CR6","volume-title":"VLSI Array Processors","author":"SY Kung","year":"1988","unstructured":"Kung, S.Y.: VLSI Array Processors. Prentice Hall, Englewood Cliffs (1988)"},{"key":"34_CR7","volume-title":"Systolic Algorithms and Architectures","author":"P Quinton","year":"1991","unstructured":"Quinton, P., Robert, Y.: Systolic Algorithms and Architectures. Prentice Hall, Hertfordshire (1991)"},{"key":"34_CR8","doi-asserted-by":"crossref","unstructured":"Sergyienko A., Kaniewski, J., Maslennikow, O., Wyrzykowski, R.: A metod for mapping DSP algorithm into application specific processor. In: Proceedings of the 24th Euromicro Conference on Parallel and Distributed Processing, Vasteras, Sweden, vol. 1. IEEE Comp. Soc. Press (1998)","DOI":"10.1109\/EURMIC.1998.711828"},{"key":"34_CR9","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1023\/A:1011136427062","volume":"19","author":"D Fimmel","year":"2001","unstructured":"Fimmel, D., Merker, R.: Design of processor arrays for reconfigurable architectures. J. Supercomput. 19, 41\u201356 (2001). (Kluwer Academic Publishers)","journal-title":"J. Supercomput."},{"key":"34_CR10","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1007\/BF00925828","volume":"3","author":"H Le Verge","year":"1991","unstructured":"Le Verge, H., Mauras, C., Quinton, P.: The ALPHA language and its use for the design arrays. J. VLSI Signal Proc. 3, 173\u2013182 (1991)","journal-title":"J. VLSI Signal Proc."},{"key":"34_CR11","unstructured":"Wilde D.K., Sie O.: Regular array synthesis using ALPHA. In: International Conference on Application Specific Array Processors (1994)"},{"key":"34_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/978-3-642-13232-2_26","volume-title":"Artifical Intelligence and Soft Computing","author":"A S\u0142owik","year":"2010","unstructured":"S\u0142owik, A.: Steering of balance between exploration and exploitation properties of evolutionary algorithms - mix selection. In: Rutkowski, L., Scherer, R., Tadeusiewicz, R., Zadeh, L.A., Zurada, J.M. (eds.) ICAISC 2010, Part II. LNCS, vol. 6114, pp. 213\u2013220. Springer, Heidelberg (2010)"}],"container-title":["Lecture Notes in Computer Science","Large-Scale Scientific Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-43880-0_34","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T13:09:35Z","timestamp":1746277775000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-662-43880-0_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783662438794","9783662438800"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-43880-0_34","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"26 June 2014","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}