{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:39:43Z","timestamp":1742913583305,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662439074"},{"type":"electronic","value":"9783662439081"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-662-43908-1_34","type":"book-chapter","created":{"date-parts":[[2014,6,26]],"date-time":"2014-06-26T12:43:02Z","timestamp":1403786582000},"page":"268-275","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Energy Efficiency Evaluation of Workload Execution on Intel Xeon Phi Coprocessor"],"prefix":"10.1007","author":[{"given":"Qi","family":"Zhao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hailong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guang","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongzhi","family":"Luan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Depei","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,6,27]]},"reference":[{"key":"34_CR1","unstructured":"Intel Corporation. Intel Many Integrated Core Architecture (Intel MIC Architecture) C Advanced (2013). http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/many-integrated-core\/intel-many-integrated-core-architecture.html"},{"key":"34_CR2","unstructured":"Intel Many Integrated Core Symmetric Communications Interface (SCIF) User Guide. Technical report, Revision 1.01, Intel Corporation (2013)"},{"key":"34_CR3","unstructured":"Intel Xeon Phi Coprocessor System Software Developers Guide. Technical report, SKU 328207-001EN, Intel Corporation (2013)"},{"key":"34_CR4","unstructured":"Jin, H., Frumkin, M., Yan, J.: The OpenMP implementation of NAS parallel benchmarks and its performance. Technical report, NAS-99-011, NASA Ames Research Center (1999)"},{"key":"34_CR5","doi-asserted-by":"crossref","unstructured":"Danalis, A., Marin, G., McCurdy, C., Meredith, J.S., Roth, P.C., Spafford, K., Tipparaju, V., Vetter, J.S.: The scalable heterogeneous computing (SHOC) benchmark suite. In: Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, pp. 63\u201374. ACM (2010)","DOI":"10.1145\/1735688.1735702"},{"issue":"5","key":"34_CR6","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1145\/563647.563656","volume":"29","author":"J Mark Bull","year":"2001","unstructured":"Mark Bull, J., O\u2019Neill, D.: A microbenchmark suite for OpenMP 2.0. SIGARCH Comput. Archit. News 29(5), 41\u201348 (2001)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"34_CR7","unstructured":"Cramer, T., Schmidl, D., Klemm, M., an Mey, D.: OpenMP programming on Intel Xeon Phi coprocessors: an early performance comparison. In: Proceedings of the Many-core Applications Research Community (MARC) Symposium at RWTH Aachen University, pp. 38\u201344, November 2012"},{"key":"34_CR8","doi-asserted-by":"crossref","unstructured":"Vienne, J., Ramachandran, A., Wijngaart, R., Koesterke, L., Shaparov, I.: Performance evaluation of NAS parallel benchmarks on Intel Xeon Phi. In: 6th International Workshop on Parallel Programming Models and Systems Software for High-End Computing (2013)","DOI":"10.1109\/ICPP.2013.87"},{"key":"34_CR9","doi-asserted-by":"crossref","unstructured":"Misra, G., Kurkure, N., Das, A., Valmiki, M., Das, S., Gupta, A.: Evaluation of rodinia codes on Intel Xeon Phi. In: 2013 4th International Conference on Intelligent Systems Modelling Simulation (ISMS), pp. 415\u2013419 (2013)","DOI":"10.1109\/ISMS.2013.118"},{"key":"34_CR10","doi-asserted-by":"crossref","unstructured":"Shao Y.S., Brooks, D.: Energy characterization and instruction-level energy model of Intel\u2019s Xeon Phi processor. In: 2013 IEEE International Symposium on Low Power Electronics and Design (ISLPED), pp. 389\u2013394 (2013)","DOI":"10.1109\/ISLPED.2013.6629328"}],"container-title":["Communications in Computer and Information Science","Trustworthy Computing and Services"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-43908-1_34","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,27]],"date-time":"2023-01-27T16:13:29Z","timestamp":1674836009000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-662-43908-1_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783662439074","9783662439081"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-43908-1_34","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"27 June 2014","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}