{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T10:10:03Z","timestamp":1746353403863,"version":"3.40.4"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642387081"},{"type":"electronic","value":"9783642387098"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-662-44917-2_12","type":"book-chapter","created":{"date-parts":[[2014,8,23]],"date-time":"2014-08-23T01:18:23Z","timestamp":1408756703000},"page":"132-143","source":"Crossref","is-referenced-by-count":1,"title":["Wire Length of Midimew-Connected Mesh Network"],"prefix":"10.1007","author":[{"given":"Md Rabiul","family":"Awal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. M. Hafizur","family":"Rahman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rizal Mohd","family":"Nor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tengku Mohd Bin Tengku","family":"Sembok","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuyuki","family":"Miura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasushi","family":"Inoguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"12_CR1","unstructured":"Koomey, J.G., Berard, S., Sanchez, M., Wong, H.: Assessing trends in the electrical efficiency of computation over time. In: IEEE Annals of the History of Computing (2009)"},{"key":"12_CR2","doi-asserted-by":"crossref","unstructured":"Beckman, P.: Looking toward exascale computing. In: 9th International Conference on Parallel and Distributed Computing, Applications and Technologies, p. 3 (2008)","DOI":"10.1109\/PDCAT.2008.88"},{"key":"12_CR3","doi-asserted-by":"publisher","first-page":"701","DOI":"10.1109\/71.940745","volume":"12","author":"Y. Yang","year":"2001","unstructured":"Yang, Y., Funahashi, A., Jouraku, A., Nishi, H., Amano, H., Sueyoshi, T.: Recursive diagonal torus: an interconnection network for massively parallel computers. IEEE Transactions on Parallel and Distributed Systems\u00a012, 701\u2013715 (2001)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Rahman, M.M., Hafizur., J.X., Masud, M.A., Horiguchi, S.: Network performance of pruned hierarchical torus network. In: 6th IFIP International Conference on Network and Parallel Computing, pp. 9\u201315 (2009)","DOI":"10.1109\/NPC.2009.11"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Abd-El-Barr, M., Al-Somani, T.F.: Topological properties of hierarchical interconnection networks: a review and comparison. J. Elec. and Comp. Engineering\u00a01 (2011)","DOI":"10.1155\/2011\/189434"},{"key":"12_CR6","doi-asserted-by":"publisher","first-page":"2912","DOI":"10.1016\/j.tcs.2010.04.022","volume":"411","author":"P.L. Lai","year":"2010","unstructured":"Lai, P.L., Hsu, H.C., Tsai, C.H., Stewart, I.A.: A class of hierarchical graphs as topologies for interconnection networks. J. Theoretical Computer Science\u00a0411, 2912\u20132924 (2010)","journal-title":"J. Theoretical Computer Science"},{"key":"12_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1007\/978-3-642-11842-5_36","volume-title":"High Performance Computing and Applications","author":"Y. Liu","year":"2010","unstructured":"Liu, Y., Li, C., Han, J.: RTTM: a new hierarchical interconnection network for massively parallel computing. In: Zhang, W., Chen, Z., Douglas, C.C., Tong, W. (eds.) HPCA 2009. LNCS, vol.\u00a05938, pp. 264\u2013271. Springer, Heidelberg (2010)"},{"issue":"9","key":"12_CR8","first-page":"1479","volume":"86","author":"M.M.H. Rahman","year":"2003","unstructured":"Rahman, M.M.H., Horiguchi, S.: HTN: a new hierarchical interconnection network for massively parallel computers. IEICE Transactions on Information and Systems\u00a086(9), 1479\u20131486 (2003)","journal-title":"IEICE Transactions on Information and Systems"},{"key":"12_CR9","first-page":"837","volume":"80","author":"V.K. Jain","year":"1997","unstructured":"Jain, V.K., Ghirmai, T., Horiguchi, S.: TESH: A new hierarchical interconnection network for massively parallel computing. IEICE Transactions on Information and Systems\u00a080, 837\u2013846 (1997)","journal-title":"IEICE Transactions on Information and Systems"},{"issue":"6","key":"12_CR10","doi-asserted-by":"publisher","first-page":"775","DOI":"10.1109\/12.53599","volume":"39","author":"W.J. Dally","year":"1990","unstructured":"Dally, W.J.: Performance Analysis of k-ary n-cube Interconnection Networks. IEEE Trans. on Computers\u00a039(6), 775\u2013785 (1990)","journal-title":"IEEE Trans. on Computers"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"Chi-Hsiang, Y., Parhami, B., Emmanouel, A., Varvarigos, E.A., Hua Lee, H.: VLSI layout and packaging of butterfly networks. In: Proceedings of the Twelfth Annual ACM Symposium on Parallel Algorithms and Architectures, pp. 196\u2013205 (2000)","DOI":"10.1145\/341800.341823"},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Proceedings of Design Automation Conference, pp. 684\u2013689 (2001)","DOI":"10.1145\/378239.379048"},{"key":"12_CR13","unstructured":"Parhami, B.: Introduction to parallel processing: algorithms and architectures, vol.\u00a01. Springer (1999)"},{"key":"12_CR14","unstructured":"Parhami, B., Kwai, D.M.: Challenges in Interconnection Network Design In the Era of Multiprocessor and Massively Parallel Microchips. In: Proc. Int\u2019l Conf. Communications in Computing, pp. 241\u2013246 (2000)"},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"Awal, M.R., Rahman, M.H., Akhand, M.A.H.: A New Hierarchical Interconnection Network for Future Generation Parallel Computer. In: Proceedings of 16th International Conference on Computers and Information Technology, pp. 314\u2013319 (2013)","DOI":"10.1109\/ICCITechn.2014.6997341"},{"key":"12_CR16","doi-asserted-by":"publisher","first-page":"1362","DOI":"10.1109\/TC.2012.77","volume":"62","author":"C. Camarero","year":"2012","unstructured":"Camarero, C., Martinez, C., Beivide, R.: L-networks: A topological model for regular two-dimensional interconnection networks. IEEE Transactions on Computers\u00a062, 1362\u20131375 (2012)","journal-title":"IEEE Transactions on Computers"},{"key":"12_CR17","doi-asserted-by":"crossref","unstructured":"Puente, V., Izu, C., Gregorio, J.A., Beivide, R., Prellezo, J., Vallejo, F.: Improving parallel system performance by changing the arrangement of the network links. In: Proceedings of the 14th International Conference on Supercomputing, pp. 44\u201353 (2000)","DOI":"10.1145\/335231.335236"},{"issue":"1","key":"12_CR18","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1109\/JSSC.2010.2079450","volume":"46","author":"J. Howard","year":"2011","unstructured":"Howard, J., Dighe, S., Vangal, S.R., Ruhl, G., Borkar, N., Jain, S., Erraguntla, V., Konow, M., Riepen, M., Gries, M., Droege, G., Larsen, T.L., Steibl, S., Borkar, S., De, V.K., Wijngaart, R.V.D.: A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling. IEEE Journal of Solid-State Circuits\u00a046(1), 173\u2013183 (2011)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"12_CR19","doi-asserted-by":"crossref","unstructured":"Awal, M.R., Rahman, M.H.: Network-on-Chip Implementation of Midimew-Connected Mesh Network. In: Proceedings of 14th International Conference on Parallel and Distributed Computing, Applications and Technology, pp. 265\u2013271 (2013)","DOI":"10.1109\/PDCAT.2013.48"}],"container-title":["Lecture Notes in Computer Science","Advanced Information Systems Engineering"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-44917-2_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T09:40:48Z","timestamp":1746351648000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-44917-2_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783642387081","9783642387098"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-44917-2_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]}}}