{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,15]],"date-time":"2024-09-15T14:27:52Z","timestamp":1726410472956},"publisher-location":"Berlin, Heidelberg","reference-count":31,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662454824"},{"type":"electronic","value":"9783662454831"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-662-45483-1_13","type":"book-chapter","created":{"date-parts":[[2014,10,17]],"date-time":"2014-10-17T06:05:03Z","timestamp":1413525903000},"page":"173-190","source":"Crossref","is-referenced-by-count":4,"title":["Flexicache: Highly Reliable and Low Power Cache under Supply Voltage Scaling"],"prefix":"10.1007","author":[{"given":"Gulay","family":"Yalcin","sequence":"first","affiliation":[]},{"given":"Azam","family":"Seyedi","sequence":"additional","affiliation":[]},{"given":"Osman S.","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1","unstructured":"The Electric VLSI Design System (2014), http:\/\/www.staticfreesoft.com"},{"key":"13_CR2","unstructured":"Predictive technology model (2014), http:\/\/ptm.asu.edu\/"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Abella, J., et al.: Low Vccmin Fault-Tolerant Cache with Highly Predictable Performance. In: MICRO, pp. 111\u2013121 (2009)","DOI":"10.1145\/1669112.1669128"},{"issue":"9","key":"13_CR4","doi-asserted-by":"publisher","first-page":"1804","DOI":"10.1109\/JSSC.2005.852159","volume":"40","author":"A. Agarwal","year":"2005","unstructured":"Agarwal, A., et al.: Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture. IEEE Journal of Solid-State Circuits\u00a040(9), 1804\u20131814 (2005)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Ansari, A., et al.: ZerehCache: Armoring Cache Architectures in High Defect Density Technologies. In: MICRO, pp. 100\u2013110 (2009)","DOI":"10.1145\/1669112.1669127"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Armejach, A., et al.: Using a Reconfigurable L1 Data Cache for Efficient Version Management in Hardware Transactional Memory. In: PaCT (2011)","DOI":"10.1109\/PACT.2011.67"},{"issue":"4","key":"13_CR7","doi-asserted-by":"publisher","first-page":"935","DOI":"10.1109\/TNS.2007.892119","volume":"54","author":"M.A. Bajura","year":"2007","unstructured":"Bajura, M.A., et al.: Models and Algorithmic Limits for an ECC-Based Approach to Hardening Sub-100-nm SRAMs. IEEE Trans. Nuclear Science\u00a054(4), 935\u2013945 (2007)","journal-title":"IEEE Trans. Nuclear Science"},{"key":"13_CR8","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/MDT.2005.69","volume":"22","author":"R. Baumann","year":"2005","unstructured":"Baumann, R.: Soft Errors in Advanced Computer Systems. IEEE Design and Test\u00a022, 258\u2013266 (2005)","journal-title":"IEEE Design and Test"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Chakraborty, A., et al.: E < mc2: Less energy through multi-copy cache. In: CASES, pp. 237\u2013246 (2010)","DOI":"10.1145\/1878921.1878956"},{"issue":"2","key":"13_CR10","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1147\/rd.282.0124","volume":"28","author":"C.L. Chen","year":"1984","unstructured":"Chen, C.L., Hsiao, M.Y.: Error-Correcting Codes for Semiconductor Memory Applications: A State-Of-The-Art Review. IBM Journal of Research and Development\u00a028(2), 124\u2013134 (1984)","journal-title":"IBM Journal of Research and Development"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Chen, G.K., et al.: Yield-Driven Near-Threshold SRAM Design. In: ICCAD 2007, pp. 660\u2013666 (2007)","DOI":"10.1109\/ICCAD.2007.4397341"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Chishti, Z., et al.: Improving Cache Lifetime Reliability at Ultra-Low Voltages. In: MICRO, pp. 89\u201399 (2009)","DOI":"10.1145\/1669112.1669126"},{"key":"13_CR13","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/MM.2003.1225959","volume":"23","author":"C. Constantinescu","year":"2003","unstructured":"Constantinescu, C.: Trends and challenges in vlsi circuit reliability. IEEE Micro\u00a023, 14\u201319 (2003)","journal-title":"IEEE Micro"},{"key":"13_CR14","doi-asserted-by":"publisher","first-page":"2065","DOI":"10.1109\/JSSC.2009.2021925","volume":"44","author":"S. Cosemans","year":"2009","unstructured":"Cosemans, S., Dehaene, W., Catthoor, F.: A 3.6 pJ\/Access 480 MHz, 128 kb On-Chip SRAM with 850 MHz Boost Mode in 90 nm CMOS with Tunable Sense Amplifiers. IEEE Journal of Solid-State Circuits\u00a044, 2065\u20132077 (2009)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2","key":"13_CR15","doi-asserted-by":"publisher","first-page":"253","DOI":"10.1109\/JPROC.2009.2034764","volume":"98","author":"R.G. Dreslinski","year":"2010","unstructured":"Dreslinski, R.G., et al.: Near-Threshold Computing: Reclaiming Moore\u2019s Law Through Energy Efficient Integrated Circuits. Proceedings of the IEEE\u00a098(2), 253\u2013266 (2010)","journal-title":"Proceedings of the IEEE"},{"issue":"9","key":"13_CR16","doi-asserted-by":"publisher","first-page":"1153","DOI":"10.1109\/TC.2006.145","volume":"55","author":"O. Ergin","year":"2006","unstructured":"Ergin, O., Balkan, D., Ponomarev, D., Ghose, K.: Early Register Deallocation Mechanisms Using Checkpointed Register Files. IEEE Transactions on Computers\u00a055(9), 1153\u20131166 (2006)","journal-title":"IEEE Transactions on Computers"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Franklin, M., et al.: Built-in Self-Testing of Random-Access Memories. IEEE Computer\u00a023(10) (1990)","DOI":"10.1109\/2.58236"},{"issue":"4","key":"13_CR18","doi-asserted-by":"publisher","first-page":"390","DOI":"10.1147\/rd.144.0390","volume":"14","author":"M. Hsiao","year":"1970","unstructured":"Hsiao, M., et al.: Orthogonal Latin Square Codes. IBM Journal of Research and Development\u00a014(4), 390\u2013394 (1970)","journal-title":"IBM Journal of Research and Development"},{"key":"13_CR19","doi-asserted-by":"crossref","unstructured":"Kim, J., et al.: Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding. In: MICRO (2007)","DOI":"10.1109\/MICRO.2007.19"},{"issue":"10","key":"13_CR20","doi-asserted-by":"publisher","first-page":"2303","DOI":"10.1109\/JSSC.2007.897148","volume":"42","author":"J.P. Kulkarni","year":"2007","unstructured":"Kulkarni, J.P., et al.: A 160 mV Robust Schmitt Trigger Based Sub-threshold SRAM. IEEE Journal of Solid-State Circuits\u00a042(10), 2303\u20132313 (2007)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"13_CR21","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/MM.2003.1196114","volume":"23","author":"C. McNairy","year":"2003","unstructured":"McNairy, C., Soltis, D.: Itanium 2 Processor Microarchitecture. IEEE Micro\u00a023, 44\u201345 (2003)","journal-title":"IEEE Micro"},{"key":"13_CR22","doi-asserted-by":"crossref","unstructured":"Mcnairy, C., Bhatia, R.: Montecito: A Dual-Core, Dual-Thread Itanium Processor. In: IEEE Micro (2005)","DOI":"10.1109\/MM.2005.34"},{"key":"13_CR23","doi-asserted-by":"crossref","unstructured":"Miller, T., et al.: Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches. In: MICRO, pp. 351\u2013362 (2010)","DOI":"10.1109\/MICRO.2010.28"},{"key":"13_CR24","doi-asserted-by":"crossref","unstructured":"Morita, Y., Fujiwara, H., Noguchi, H., Iguchi, Y.: An Area-Conscious Low-Voltage-Oriented 8T-SRAM Design under DVS Environment. In: IEEE Symposium on VLSI Circuits, pp. 256\u2013257 (June 2007)","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"13_CR25","doi-asserted-by":"crossref","unstructured":"Rusu, S., Muljono, H., Ayers, D., Tam, S., Chen, W., Martin, A., Li, S., Vora, S., Varada, R., Wang, E.: 5.4 Ivytown: A 22nm 15-core enterprise Xeon\u00ae processor family. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 102\u2013103 (2014)","DOI":"10.1109\/ISSCC.2014.6757356"},{"key":"13_CR26","doi-asserted-by":"crossref","unstructured":"Seyedi, A., Yalcin, G., Unsal, O.S., Cristal, A.: Circuit Design of a Novel Adaptable and Reliable L1 Data Cache. In: Proceedings of the 23rd ACM International Conference on Great Lakes Symposium on VLSI, pp. 333\u2013334 (2013)","DOI":"10.1145\/2483028.2483129"},{"key":"13_CR27","doi-asserted-by":"crossref","unstructured":"Seyedi, A., et al.: Circuit Design of a Dual-Versioning L1 Data Cache for Optimistic Concurrency. In: GLSVLSI, pp. 325\u2013330 (2011)","DOI":"10.1145\/1973009.1973074"},{"key":"13_CR28","doi-asserted-by":"crossref","unstructured":"Sorin, D.J., et al.: SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint\/Recovery. In: Proceedings of the 29th ISCA, pp. 123\u2013134 (2002)","DOI":"10.1145\/545214.545229"},{"key":"13_CR29","unstructured":"Thoziyoor, S., Muralimanohar, N., Ahn, J.H., Jouppi, N.P.: CACTI 5.1. Technical report, HP Laboratories (2008)"},{"key":"13_CR30","doi-asserted-by":"crossref","unstructured":"Wilkerson, C., et al.: Trading off Cache Capacity for Reliability to Enable Low Voltage Operation. In: ISCA, pp. 203\u2013214 (2008)","DOI":"10.1145\/1394608.1382139"},{"key":"13_CR31","doi-asserted-by":"publisher","first-page":"1547","DOI":"10.1109\/TC.2005.202","volume":"54","author":"W. Zhang","year":"2005","unstructured":"Zhang, W.: Replication Cache: A Small Fully Associative Cache to Improve Data Cache Reliability. IEEE Transactions on Computers\u00a054, 1547\u20131555 (2005)","journal-title":"IEEE Transactions on Computers"}],"container-title":["Communications in Computer and Information Science","High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-45483-1_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,25]],"date-time":"2020-08-25T22:19:24Z","timestamp":1598393964000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-45483-1_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783662454824","9783662454831"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-45483-1_13","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2014]]}}}