{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T15:40:03Z","timestamp":1748360403049,"version":"3.41.0"},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662470732"},{"type":"electronic","value":"9783662470749"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-662-47074-9_9","type":"book-chapter","created":{"date-parts":[[2015,4,27]],"date-time":"2015-04-27T02:36:51Z","timestamp":1430102211000},"page":"148-171","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An FPGA-Based Multiple-Weight-and-Neuron-Fault Tolerant Digital Multilayer Perceptron (Full Version)"],"prefix":"10.1007","author":[{"given":"Tadayoshi","family":"Horita","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Itsuo","family":"Takanami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masakazu","family":"Akiba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mina","family":"Terauchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsuneo","family":"Kanno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,4,28]]},"reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Horita, T., Takanami, I., Mori, M.: Learning algorithms which make multilayer neural networks multiple-weight-and-neuron-fault tolerant. IEICE Trans. Inf. Syst. E91-D(4), 1168\u20131175 (2008)","DOI":"10.1093\/ietisy\/e91-d.4.1168"},{"key":"9_CR2","doi-asserted-by":"publisher","first-page":"570","DOI":"10.1016\/j.neucom.2012.07.001","volume":"99","author":"T Horita","year":"2013","unstructured":"Horita, T., Takanami, I.: An FPGA-based multiple-weight-and-neuron-fault tolerant digital multilayer perceptron. Neurocomputing 99, 570\u2013574 (2013). Elsevier","journal-title":"Neurocomputing"},{"issue":"2","key":"9_CR3","doi-asserted-by":"publisher","first-page":"446","DOI":"10.1109\/72.363479","volume":"6","author":"DS Phatak","year":"1995","unstructured":"Phatak, D.S., Koren, I.: Complete and partial fault tolerance of feedforward neural nets. IEEE Trans. Neural Netw. 6(2), 446\u2013456 (1995)","journal-title":"IEEE Trans. Neural Netw."},{"key":"9_CR4","unstructured":"Fahlman, S.E., et al.: Neural nets learning algorithms and benchmarks database. Maintained by Fahlman, S.E., et al. at the Computer Science Department, Carnegie Mellon University"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Nijhuis, J., Hoefflinger, B., van Schaik, A., Spaanenburg, L.: Limits to the fault-tolerance of a feedforward neural network with learning. In: Proceedings of International Symposium on FTCS, pp. 228\u2013235 (1990)","DOI":"10.1109\/FTCS.1990.89370"},{"key":"9_CR6","unstructured":"Tan, Y., Nanya, T.: A faut-tolerant multi-layer neural network model and its properties. IEICE D-I J76-D-I(7), 380\u2013389 (1993). (in Japanese)"},{"issue":"4","key":"9_CR7","doi-asserted-by":"publisher","first-page":"722","DOI":"10.1109\/72.238328","volume":"4","author":"AF Murray","year":"1993","unstructured":"Murray, A.F., Edwards, P.J.: Synaptic weight noise during multilayer perceptron training: fault tolerance and training improvement. IEEE Trans. Neural Netw. 4(4), 722\u2013725 (1993)","journal-title":"IEEE Trans. Neural Netw."},{"key":"9_CR8","unstructured":"Hammadi, N.C., Ohmameuda, T., Kaneko, K., Ito, H.: Dynamic constructive fault tolerant algorithm for feedforward neural networks. IEICE Trans. Inf. Syst. E81-D(1), 115\u2013123 (1998)"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Takase, H., Kita, H., Hayashi, T.: Weight minimization approach for fault tolerant multi-layer neural networks. In: Proceedings of International Joint Conference on Neural Networks, pp. 2656\u20132660 (2001)","DOI":"10.1109\/IJCNN.2000.861361"},{"key":"9_CR10","unstructured":"Kamiura, N., Taniguchi, Y., Hata, Y., Matsui, N.: A learning algorithm with activation function manipulation for fault tolerant neural networks. IEICE Trans. Inf. Syst. E84-D(7), 899\u2013905 (2001)"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Clay, R.D., S\u00e9quin, C.H.: Fault tolerance training improves generalization and robustness. In: Proceedings of International Joint Conference on Neural Networks, pp. I-769\u2013I-774 (1992)","DOI":"10.1109\/IJCNN.1992.287094"},{"issue":"1","key":"9_CR12","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1016\/S0893-6080(98)00094-X","volume":"12","author":"S Cavalieri","year":"1999","unstructured":"Cavalieri, S., Mirabella, O.: A novel learning algorithm which improves the partial fault tolerance of multilayer neural networks. Neural Netw. (Pergamon) 12(1), 91\u2013106 (1999)","journal-title":"Neural Netw. (Pergamon)"},{"issue":"1-4","key":"9_CR13","doi-asserted-by":"publisher","first-page":"879","DOI":"10.1016\/S0925-2312(01)00678-6","volume":"48","author":"S Demidenko","year":"2002","unstructured":"Demidenko, S., Piuri, V.: Concurrent diagnosis in digital implementations of neural networks. Neurocomputing 48(1-4), 879\u2013903 (2002)","journal-title":"Neurocomputing"},{"issue":"4\u20136","key":"9_CR14","doi-asserted-by":"publisher","first-page":"867","DOI":"10.1016\/j.neucom.2006.10.030","volume":"70","author":"Y Zhanga","year":"2007","unstructured":"Zhanga, Y., Guoa, L., Yua, H., Zhao, K.: Fault tolerant control based on stochastic distributions via MLP neural networks. Neurocomputing 70(4\u20136), 867\u2013874 (2007)","journal-title":"Neurocomputing"},{"issue":"6","key":"9_CR15","doi-asserted-by":"publisher","first-page":"1046","DOI":"10.1016\/j.neucom.2010.12.005","volume":"74","author":"K Ho","year":"2011","unstructured":"Ho, K., Leung, C.S., Sum, J.: Training RBF network to tolerate single node faults. Neurocomputing 74(6), 1046\u20131052 (2011)","journal-title":"Neurocomputing"},{"issue":"11","key":"9_CR16","doi-asserted-by":"publisher","first-page":"2028","DOI":"10.1016\/j.neucom.2010.09.025","volume":"74","author":"SK Maka","year":"2011","unstructured":"Maka, S.K., Sum, P.F., Leung, C.S.: Regularizers for fault tolerant multilayer feedforward networks. Neurocomputing 74(11), 2028\u20132040 (2011)","journal-title":"Neurocomputing"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"Takanami, I., Sato, M., Yang, Y.P.: A fault-value injection approach for multiple-weight-fault tolerance of MNNs. In: Proceedings of International Joint Conference on IJCNN, p. III-515 (2000)","DOI":"10.1109\/IJCNN.2000.861360"},{"key":"9_CR18","unstructured":"Takanami, I., Oyama, Y.: A novel learning algorithm which makes multilayer neural networks multiple-weight-fault tolerant. IEICE Trans. Inf. Syst. E86-D(12), 2536\u20132543 (2003)"},{"issue":"3","key":"9_CR19","doi-asserted-by":"publisher","first-page":"354","DOI":"10.1109\/72.129408","volume":"3","author":"LW Massengill","year":"1992","unstructured":"Massengill, L.W., Mundie, D.B.: An analog neural hardware implementation using charge-injection multipliers and neuron-specific gain control. IEEE Trans. Neural Netw. 3(3), 354\u2013362 (1992)","journal-title":"IEEE Trans. Neural Netw."},{"issue":"1","key":"9_CR20","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1109\/72.80296","volume":"2","author":"RC Frye","year":"1991","unstructured":"Frye, R.C., Rietman, E.A., Wong, C.C.: Back-propagation learning and nonidealities in analog neural network hardware. IEEE Trans. Neural Netw. 2(1), 110\u2013117 (1991)","journal-title":"IEEE Trans. Neural Netw."},{"issue":"3","key":"9_CR21","doi-asserted-by":"publisher","first-page":"281","DOI":"10.1109\/12.210171","volume":"42","author":"JL Holt","year":"1993","unstructured":"Holt, J.L., Hwang, J.N.: Finite precision error analysis of neural network hardware implementations. IEEE Trans. Comput. 42(3), 281\u2013290 (1993)","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"9_CR22","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1109\/72.129414","volume":"3","author":"N Mauduit","year":"1992","unstructured":"Mauduit, N., Duranton, M., Gobert, J., Sirat, J.A.: Lneuro 1.0: a piece of hardware LEGO for building neural network systems. IEEE Trans. Neural Netw. 3(3), 414\u2013422 (1992)","journal-title":"IEEE Trans. Neural Netw."},{"key":"9_CR23","doi-asserted-by":"publisher","first-page":"628","DOI":"10.1109\/12.773799","volume":"48","author":"M Murakawa","year":"1999","unstructured":"Murakawa, M., Yoshizawa, S., et al.: The GRD chip: genetic reconfiguration of DSPs for neural network processing. IEEE Trans. Comput. 48, 628\u2013639 (1999)","journal-title":"IEEE Trans. Comput."},{"issue":"9","key":"9_CR24","doi-asserted-by":"publisher","first-page":"891","DOI":"10.1109\/12.954505","volume":"50","author":"BD Brown","year":"2001","unstructured":"Brown, B.D., Card, H.C.: Stochastic neural computation I: computational elements. IEEE Trans. Comput. 50(9), 891\u2013905 (2001)","journal-title":"IEEE Trans. Comput."},{"issue":"8","key":"9_CR25","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1109\/12.707586","volume":"47","author":"HC Card","year":"1998","unstructured":"Card, H.C., McNeal, D.K., McLeod, R.D.: Competitive learning algorithms and neurocomputer architecture. IEEE Trans. Comput. 47(8), 847\u2013858 (1998)","journal-title":"IEEE Trans. Comput."},{"key":"9_CR26","unstructured":"Ninomiya, H., Asai, H.: Neural networks for digital sequential circuits. IEICE Trans. Fundam. E77-A(12), 2112\u20132115 (1994)"},{"key":"9_CR27","unstructured":"Aihara, K., Fujita, O., Uchimura, K.: A sparse memory access architecture for digital neural network LSIs. IEICE Trans. Electron. E80-C(7), 996\u20131002 (1997)"},{"key":"9_CR28","unstructured":"Morishita, T., Tamura, Y., et al.: A digital neural network coprocessor with a dynamically reconfigurable pipeline architecture. IEICE Trans. Electron. E76-C(7), 1191\u20131196 (1993)"},{"key":"9_CR29","unstructured":"Fujita, M., Kobayashi, Y., et al.: Development and fabrication of digital neural network WSIs. IEICE Trans. Electron. E76-C(7), 1182\u20131190 (1993)"},{"issue":"3","key":"9_CR30","doi-asserted-by":"publisher","first-page":"357","DOI":"10.1109\/12.660173","volume":"47","author":"S Bettola","year":"1998","unstructured":"Bettola, S., Piuri, V.: High performance fault-tolerant digital neural networks. IEEE Trans. Comput. 47(3), 357\u2013363 (1998)","journal-title":"IEEE Trans. Comput."},{"key":"9_CR31","unstructured":"Sugawara, E., Fukushi, M., Horiguchi, S.: Self reconfigurable multi-layer neural networks with genetic algorithms. IEICE Trans. Inf. Syst. E87-D(8), 2021\u20132028 (2004)"},{"key":"9_CR32","unstructured":"Altera reliability report homepage. http:\/\/www.altera.com\/literature\/rr\/rr.pdf"}],"container-title":["Lecture Notes in Computer Science","Transactions on Computational Science XXV"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-47074-9_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T15:17:49Z","timestamp":1748359069000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-662-47074-9_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783662470732","9783662470749"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-47074-9_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"28 April 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}