{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T15:41:50Z","timestamp":1762875710886,"version":"3.41.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662480953"},{"type":"electronic","value":"9783662480960"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-662-48096-0_10","type":"book-chapter","created":{"date-parts":[[2015,7,24]],"date-time":"2015-07-24T06:16:03Z","timestamp":1437718563000},"page":"122-134","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Hardware Round-Robin Scheduler for Single-ISA Asymmetric Multi-core"],"prefix":"10.1007","author":[{"given":"Nikola","family":"Markovic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Nemirovsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Veljko","family":"Milutinovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,7,25]]},"reference":[{"key":"10_CR1","first-page":"1","volume":"10","author":"M Becchi","year":"2008","unstructured":"Becchi, M., Crowley, P.: Dynamic thread assignment on heterogeneous multiprocessor architectures. J. Instr.-Level Parallelism 10, 1\u201326 (2008)","journal-title":"J. Instr.-Level Parallelism"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Carlson, T.E., Heirman, W., Eeckhout, L.: Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 1\u201312 (2011)","DOI":"10.1145\/2063384.2063454"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Chen, J., John, L. K.: Efficient program scheduling for heterogeneous multi-core processors. In: Proceedings of the Annual Design Automation Conference, pp. 927\u2013930 (2009)","DOI":"10.1145\/1629911.1630149"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Fluhr, E.J. et al.: IBM STG, POWER8TM: a 12-core server-class processor in 22nm SOI with 7.6Tb\/s off-chip bandwidth. In: Proceedings of the IEEE International Solid-State Circuits Conference on Digest of Technical Papers, pp. 96\u201397 (2014)","DOI":"10.1109\/ISSCC.2014.6757353"},{"key":"10_CR5","unstructured":"Greenhalgh, P.: big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7 (2011). www.arm.com\/files\/downloads\/bigLITTLE_Final_Final.pdf"},{"key":"10_CR6","unstructured":"Intel Corp.: Intel 64 and ia-32 architectures developers manual (2015). http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-software-developer-manual-325462.html"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Joao, J., Suleman, M.A., Mutlu, O., Patt, Y.: Utility-based acceleration of multithreaded applications on asymmetric CMPs. In: Proceedings of the Annual International Symposium on Computer Architecture, pp. 154\u2013165 (2013)","DOI":"10.1145\/2508148.2485936"},{"key":"10_CR8","unstructured":"Jones, M.T.: Inside the Linux 2.6 Completely Fair Scheduler (2009). http:\/\/www.ibm.com\/developerworks\/library\/l-completely-fair-scheduler\/l-completely-fair-scheduler-pdf.pdf"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Koufaty, D., Reddy, D., Hahn, S.: Bias scheduling in heterogeneous multi-core architectures. In: Proceedings of the 5th European Conference on Computer Systems, pp. 125\u2013138 (2010)","DOI":"10.1145\/1755913.1755928"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Kumar, R., Farkas, K., Jouppi, N., Ranganathan, P., Tullsen, D.: Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction. In: Proceedings of the Annual IEEE\/ACM International Symposium on Microarchitecture, p. 81 (2003)","DOI":"10.1109\/L-CA.2003.6"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Kumar, R., Tullsen, D., Ranganathan, P., Jouppi, N., Farkas, K.: Single-ISA heterogeneous multi-core architectures for multithreaded workload performance. In: Proceedings of the Annual International Symposium on Computer Architecture, p. 64 (2004)","DOI":"10.1145\/1028176.1006707"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Li, C., Ding, C., Shen, K.: Quantifying the cost of context switch. In: Proceedings of the Workshop on Experimental Computer Science, p. 2-es (2007)","DOI":"10.1145\/1281700.1281702"},{"key":"10_CR13","unstructured":"NVIDIA: Variable SMP: A Multi Core CPU Architecture for Low Power and High Performance (2011). http:\/\/www.nvidia.com"},{"key":"10_CR14","unstructured":"NVIDIA: Tegra 3 (Kal-El) Quad-Core Mobile Processor (2011). http:\/\/www.nvidia.com\/object\/tegra-3-processor.html"},{"key":"10_CR15","doi-asserted-by":"crossref","unstructured":"Rodrigues, R., Annamalai, A., Koren, I., Kundu, S., Khan, O.: Performance per watt benefits of dynamic core morphing in asymmetric multicores. In: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pp. 121\u2013130 (2011)","DOI":"10.1109\/PACT.2011.18"},{"key":"10_CR16","doi-asserted-by":"crossref","unstructured":"Saez, J.C., Prieto, M., Fedorova, A., Blagodurov, S.: A comprehensive scheduler for asymmetric multicore systems. In: Proceedings of the 5th European Conference on Computer Systems, pp. 139\u2013152 (2010)","DOI":"10.1145\/1755913.1755929"},{"issue":"1","key":"10_CR17","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1145\/1945023.1945032","volume":"45","author":"S Srinivasan","year":"2011","unstructured":"Srinivasan, S., Zhao, L., Illikkal, R., Iyer, R.: Efficient interaction between OS and architecture in heterogeneous platforms. SIGOPS Oper. Syst. Rev. 45(1), 62\u201372 (2011)","journal-title":"SIGOPS Oper. Syst. Rev."},{"key":"10_CR18","doi-asserted-by":"crossref","unstructured":"Van Craeynest, K., Akram, S., Heirman, W., Jaleel, A., Eeckhout, L.: Fairness-aware scheduling on single-ISA heterogeneous multi-cores. In: Proceedings of the International Conference on Parallel Architectures Compilation Techniques, pp. 177\u2013187 (2013)","DOI":"10.1109\/PACT.2013.6618808"},{"key":"10_CR19","doi-asserted-by":"crossref","unstructured":"Van Craeynest, K., Jaleel, A., Eeckhout, L., Narvaez, P., Emer, J.: Scheduling heterogeneous multi-cores through performance impact estimation (PIE). In: Proceedings of the Annual International Symposium on Computer Architecture, pp. 213\u2013224 (2012)","DOI":"10.1145\/2366231.2337184"},{"key":"10_CR20","doi-asserted-by":"crossref","unstructured":"Woo, S., Ohara, M., Torrie, E., Singh, J., Gupta, A.: The SPLASH-2 programs: characterization and methodological considerations. In: Proceedings of the Annual International Symposium on Computer Architecture, pp. 24\u201336 (1995)","DOI":"10.1145\/225830.223990"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2015: Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-48096-0_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T16:59:49Z","timestamp":1748537989000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-48096-0_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783662480953","9783662480960"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-48096-0_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"25 July 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}