{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T02:17:40Z","timestamp":1787451460428,"version":"build-2736575974"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783662486528","type":"print"},{"value":"9783662486535","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-662-48653-5_13","type":"book-chapter","created":{"date-parts":[[2015,10,2]],"date-time":"2015-10-02T22:46:01Z","timestamp":1443825961000},"page":"185-199","source":"Crossref","is-referenced-by-count":3,"title":["Inherent Limitations of Hybrid Transactional Memory"],"prefix":"10.1007","author":[{"given":"Dan","family":"Alistarh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Justin","family":"Kopinsky","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Petr","family":"Kuznetsov","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Srivatsan","family":"Ravi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nir","family":"Shavit","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2015,11,5]]},"reference":[{"key":"13_CR1","unstructured":"Advanced Synchronization Facility Proposed Architectural Specification, March 2009. http:\/\/developer.amd.com\/wordpress\/media\/2013\/09\/45432-ASF_Spec_2.1.pdf"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Afek, Y., Levy, A., Morrison, A.: Software-improved hardware lock elision. In: PODC. ACM (2014)","DOI":"10.1145\/2611462.2611482"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Alistarh, D., Eugster, P., Herlihy, M., Matveev, A., Shavit, N.: Stacktrack: an automated transactional approach to concurrent memory reclamation. In: Proceedings of the Ninth European Conference on Computer Systems. EuroSys 2014, pp. 25:1\u201325:14. ACM, New York (2014)","DOI":"10.1145\/2592798.2592808"},{"key":"13_CR4","unstructured":"Alistarh, D., Kopinsky, J., Kuznetsov, P., Ravi, S., Shavit, N.: Inherent limitations of hybrid transactional memory (2014). CoRR, abs\/1405.5689. http:\/\/arxiv.org\/abs\/1405.5689"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Ananian, C.S., Asanovic, K., Kuszmaul, B.C., Leiserson, C.E., Lie, S.: Unbounded transactional memory. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture. HPCA 2005, pp. 316\u2013327. IEEE Computer Society, Washington (2005)","DOI":"10.1109\/HPCA.2005.41"},{"issue":"12","key":"13_CR6","doi-asserted-by":"publisher","first-page":"2531","DOI":"10.1109\/TC.2012.159","volume":"62","author":"H Attiya","year":"2013","unstructured":"Attiya, H., Hillel, E.: The cost of privatization in software transactional memory. IEEE Trans. Computers 62(12), 2531\u20132543 (2013)","journal-title":"IEEE Trans. Computers"},{"issue":"4","key":"13_CR7","doi-asserted-by":"publisher","first-page":"698","DOI":"10.1007\/s00224-010-9304-5","volume":"49","author":"H Attiya","year":"2011","unstructured":"Attiya, H., Hillel, E., Milani, A.: Inherent limitations on disjoint-access parallel implementations of transactional memory. Theory of Computing Systems 49(4), 698\u2013719 (2011)","journal-title":"Theory of Computing Systems"},{"key":"13_CR8","unstructured":"Calciu, I., Shpeisman, T., Pokam, G., Herlihy, M.: Improved single global lock fallback for best-effort hardware transactional memory. In: Transact 2014 Workshop. ACM (2014)"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Dalessandro, L., Carouge, F., White, S., Lev, Y., Moir, M., Scott, M.L., Spear, M.F.: Hybrid NOrec: a case study in the effectiveness of best effort hardware transactional memory. In: Gupta, R., Mowry, T.C. (eds.) ASPLOS, pp. 39\u201352. ACM (2011)","DOI":"10.1145\/1961295.1950373"},{"issue":"11","key":"13_CR10","doi-asserted-by":"publisher","first-page":"336","DOI":"10.1145\/1168918.1168900","volume":"41","author":"P Damron","year":"2006","unstructured":"Damron, P., Fedorova, A., Lev, Y., Luchangco, V., Moir, M., Nussbaum, D.: Hybrid transactional memory. SIGPLAN Not. 41(11), 336\u2013346 (2006)","journal-title":"SIGPLAN Not."},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Dice, D., Lev, Y., Moir, M., Nussbaum, D.: Early experience with a commercial hardware transactional memory implementation. In: Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems. ASPLOS XIV, pp. 157\u2013168. ACM, New York (2009)","DOI":"10.1145\/1508244.1508263"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Dragojevi\u0107, A., Herlihy, M., Lev, Y., Moir, M.: On the power of hardware transactional memory to simplify memory management. In: Proceedings of the 30th Annual ACM SIGACT-SIGOPS Symposium on Principles of Distributed Computing. PODC 2011, pp. 99\u2013108. ACM, New York (2011)","DOI":"10.1145\/1993806.1993821"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"Guerraoui, R., Kapalka, M.: On obstruction-free transactions. In: Proceedings of the Twentieth Annual Symposium on Parallelism in Algorithms and Architectures. SPAA 2008, pp. 304\u2013313. ACM, New York (2008)","DOI":"10.1145\/1378533.1378587"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Guerraoui, R., Kapalka, M.: Principles of Transactional Memory. Synthesis Lectures on Distributed Computing Theory. Morgan and Claypool (2010)","DOI":"10.2200\/S00253ED1V01Y201009DCT004"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"Harris, T., Larus, J.R., Rajwar, R.: Transactional Memory, 2nd edn. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers (2010)","DOI":"10.2200\/S00272ED1V01Y201006CAC011"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Luchangco, V., Moir, M., Scherer III, W.N.: Software transactional memory for dynamic-sized data structures. In: Proceedings of the Twenty-Second Annual Symposium on Principles of Distributed Computing. PODC 2003, pp. 92\u2013101. ACM, New York (2003)","DOI":"10.1145\/872035.872048"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: ISCA, pp. 289\u2013300 (1993)","DOI":"10.1145\/173682.165164"},{"key":"13_CR18","doi-asserted-by":"crossref","unstructured":"Kumar, S., Chu, M., Hughes, C.J., Kundu, P., Nguyen, A.: Hybrid transactional memory. In: Proceedings of the Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. PPoPP 2006, pp. 209\u2013220. ACM, New York (2006)","DOI":"10.1145\/1122971.1123003"},{"key":"13_CR19","unstructured":"Lev, Y., Moir, M., Nussbaum, D.: Phtm: phased transactional memory. In: Workshop on Transactional Computing (Transact) (2007). http:\/\/research.sun.com\/scalable\/pubs\/TRANSACT2007PhTM.pdf"},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"Matveev, A., Shavit, N.: Reduced hardware transactions: a new approach to hybrid transactional memory. In: Proceedings of the 25th ACM Symposium on Parallelism in Algorithms and Architectures, pp. 11\u201322. ACM (2013)","DOI":"10.1145\/2486159.2486188"},{"key":"13_CR21","unstructured":"Ohmacht, M.: Memory Speculation of the Blue Gene\/Q Compute Chip (2011). http:\/\/wands.cse.lehigh.edu\/IBM_BQC_PACT2011.ppt"},{"key":"13_CR22","unstructured":"Reinders, J.: (2012). http:\/\/software.intel.com\/en-us\/blogs\/2012\/02\/07\/transactional-synchronization-in-haswell\/"},{"key":"13_CR23","unstructured":"Riegel, T.: Software Transactional Memory Building Blocks (2013)"},{"key":"13_CR24","doi-asserted-by":"crossref","unstructured":"Riegel, T., Marlier, P., Nowack, M., Felber, P., Fetzer, C.: Optimizing hybrid transactional memory: the importance of nonspeculative operations. In: Proceedings of the 23rd ACM Symposium on Parallelism in Algorithms and Architectures, pp. 53\u201364. ACM (2011)","DOI":"10.1145\/1989493.1989501"}],"container-title":["Lecture Notes in Computer Science","Distributed Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-48653-5_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T22:19:31Z","timestamp":1748643571000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-48653-5_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783662486528","9783662486535"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-48653-5_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}