{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:57Z","timestamp":1763468277661},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662486528"},{"type":"electronic","value":"9783662486535"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-662-48653-5_15","type":"book-chapter","created":{"date-parts":[[2015,10,2]],"date-time":"2015-10-02T22:46:01Z","timestamp":1443825961000},"page":"215-231","source":"Crossref","is-referenced-by-count":8,"title":["Hybrid Transactional Memory Revisited"],"prefix":"10.1007","author":[{"given":"Wenjia","family":"Ruan","sequence":"first","affiliation":[]},{"given":"Michael","family":"Spear","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,11,5]]},"reference":[{"key":"15_CR1","doi-asserted-by":"crossref","unstructured":"Attiya, H., Epstein, L., Shachnai, H., Tamir, T.: Transactional contention management as a non-clairvoyant scheduling problem. In: Proceedings of the 25th ACM Symposium on Principles of Distributed Computing, Denver, CO, August 2006","DOI":"10.1145\/1146381.1146428"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Calciu, I., Gottschlich, J., Shpeisman, T., Pokam, G., Herlihy, M.: Invyswell: A hybrid transactional memory for haswell\u2019s restricted transactional memory. In: Proceedings of the 23rd International Conference on Parallel Architectures and Compilation Techniques, Edmonton, AB, Canada, August 2014","DOI":"10.1145\/2628071.2628086"},{"key":"15_CR3","unstructured":"Calciu, I., Shpeisman, T., Pokam, G., Herlihy, M.: Improved single global lock fallback for best-effort hardware transactional memory. In: Proceedings of the 9th ACM SIGPLAN Workshop on Transactional Computing, Salt Lake City, UT, March 2014"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Dalessandro, L., Carouge, F., White, S., Lev, Y., Moir, M., Scott, M., Spear, M.: Hybrid NOrec: A case study in the effectiveness of best effort hardware transactional memory. In: Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems Newport Beach, CA, March 2011","DOI":"10.1145\/1950365.1950373"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Dalessandro, L., Spear, M., Scott, M.L.: NOrec: streamlining stm by abolishing ownership records. In: Proceedings of the 15th ACM Symposium on Principles and Practice of Parallel Programming, Bangalore, India, January 2010","DOI":"10.1145\/1693453.1693464"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Damron, P., Fedorova, A., Lev, Y., Luchangco, V., Moir, M., Nussbaum, D.: Hybrid transactional memory. In: Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, October 2006","DOI":"10.1145\/1168857.1168900"},{"key":"15_CR7","unstructured":"Dice, D., Harris, T., Kogan, A., Lev, Y., Moir, M.: Pitfalls of lazy subscription. In: Proceedings of the 6th Workshop on the Theory of Transactional Memory, Paris, France, July 2014"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Felber, P., Fetzer, C., Riegel, T.: dynamic performance tuning of word-based software transactional memory. In: Proceedings of the 13th ACM Symposium on Principles and Practice of Parallel Programming, Salt Lake City, UT, February 2008","DOI":"10.1145\/1345206.1345241"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Guerraoui, R., Kapalka, M.: on the correctness of transactional memory. In: Proceedings of the 13th ACM Symposium on Principles and Practice of Parallel Programming, Salt Lake City, UT, February 2008","DOI":"10.1145\/1345206.1345233"},{"key":"15_CR10","unstructured":"Intel Corporation. Intel Architecture Instruction Set Extensions Programming (Chapter 8: Transactional Synchronization Extensions), February 2012"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Jacobi, C., Slegel, T., Greiner, D.: Transactional memory architecture and implementation for IBM system Z. In: Proceedings of the 45th International Symposium On Microarchitecture, Vancouver, BC, Canada, December 2012","DOI":"10.1109\/MICRO.2012.12"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Kumar, S., Chu, M., Hughes, C.J., Kundu, P., Nguyen, A.: Hybrid transactional memory. In: Proceedings of the 11th ACM Symposium on Principles and Practice of Parallel Programming, New York, NY, March 2006","DOI":"10.1145\/1122971.1123003"},{"key":"15_CR13","unstructured":"Lev, Y., Moir, M., Nussbaum, D.: PhTM: Phased transactional memory. In: Proceedings of the 2nd ACM SIGPLAN Workshop on Transactional Computing, Portland, OR, August 2007"},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"Matveev, A., Shavit, N.: Reduced hardware NOrec: A safe and scalable hybrid transactional memory. In: Proceedings of the 20th International Conference on Architectural Support for Programming Languages and Operating Systems, Istanbul, Turkey, March 2015","DOI":"10.1145\/2694344.2694393"},{"key":"15_CR15","unstructured":"Minh, C.C., Chung, J., Kozyrakis, C., Olukotun, K.: STAMP: Stanford transactional applications for multi-processing. In: Proceedings of the IEEE International Symposium on Workload Characterization, Seattle, WA, September 2008"},{"key":"15_CR16","doi-asserted-by":"crossref","unstructured":"Riegel, T., Marlier, P., Nowack, M., Felber, P., Fetzer, C.: Optimizing hybrid transactional memory: the importance of nonspeculative operations. In: Proceedings of the 23rd ACM Symposium on Parallelism in Algorithms and Architectures, June 2011","DOI":"10.1145\/1989493.1989501"},{"key":"15_CR17","unstructured":"Ruan, W., Liu, Y., Spear, M.: STAMP need not be considered harmful. In: Proceedings of the 9th ACM SIGPLAN Workshop on Transactional Computing, Salt Lake City, UT, March 2014"},{"key":"15_CR18","unstructured":"Ruan, W., Liu, Y., Wang, C., Spear, M.: On the platform specificity of stm instrumentation mechanisms. In: Proceedings of the 2013 International Symposium on Code Generation and Optimization, Shenzhen, China, February 2013"},{"key":"15_CR19","doi-asserted-by":"crossref","unstructured":"Ruan, W., Vyas, T., Liu, Y., Spear, M.: Transactionalizing legacy code: an experience report using GCC and memcached. In: Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems, Salt Lake City, UT, March 2014","DOI":"10.1145\/2541940.2541960"},{"key":"15_CR20","doi-asserted-by":"crossref","unstructured":"Spear, M., Silverman, M., Dalessandro, L., Michael, M.M., Scott, M.L.: Implementing and exploiting inevitability in software transactional memory. In: Proceedings of the 37th International Conference on Parallel Processing, Portland, OR, September 2008","DOI":"10.1109\/ICPP.2008.55"},{"key":"15_CR21","doi-asserted-by":"crossref","unstructured":"Wang, A., Gaudet, M., Wu, P., Amaral, J.N., Ohmacht, M., Barton, C., Silvera, R., Michael, M.: Evaluation of blue gene\/q hardware support for transactional memories. In: Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques, Minneapolis, MN, September 2012","DOI":"10.1145\/2370816.2370836"},{"key":"15_CR22","doi-asserted-by":"crossref","unstructured":"Wang, C., Chen, W.-Y., Wu, Y., Saha, B., Adl-Tabatabai, A.-R.: Code generation and optimization for transactional memory constructs in an unmanaged language. In: Proceedings of the 2007 International Symposium on Code Generation and Optimization, San Jose, CA, March 2007","DOI":"10.1109\/CGO.2007.4"},{"key":"15_CR23","doi-asserted-by":"crossref","unstructured":"Welc, A., Saha, B., Adl-Tabatabai, A.-R.: Irrevocable transactions and their applications. In: Proceedings of the 20th ACM Symposium on Parallelism in Algorithms and Architectures, Munich, Germany, June 2008","DOI":"10.1145\/1378533.1378584"},{"key":"15_CR24","doi-asserted-by":"crossref","unstructured":"Yoo, R., Hughes, C., Lai, K., Rajwar, R.: Performance evaluation of intel transactional synchronization extensions for high performance computing. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, Denver, CO, November 2013","DOI":"10.1145\/2503210.2503232"},{"key":"15_CR25","doi-asserted-by":"crossref","unstructured":"Yoo, R., Lee, H.-H.: adaptive transaction scheduling for transactional memory systems. In: Proceedings of the 20th ACM Symposium on Parallelism in Algorithms and Architectures, Munich, Germany, June 2008","DOI":"10.1145\/1378533.1378564"}],"container-title":["Lecture Notes in Computer Science","Distributed Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-48653-5_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T03:41:51Z","timestamp":1559274111000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-48653-5_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783662486528","9783662486535"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-48653-5_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]}}}