{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,2]],"date-time":"2025-06-02T04:02:08Z","timestamp":1748836928151,"version":"3.41.0"},"publisher-location":"Berlin, Heidelberg","reference-count":40,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662492239"},{"type":"electronic","value":"9783662492246"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-662-49224-6_23","type":"book-chapter","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T08:35:44Z","timestamp":1452501344000},"page":"281-296","source":"Crossref","is-referenced-by-count":1,"title":["Automated Synthesis of Protocol Converters with BALM-II"],"prefix":"10.1007","author":[{"given":"Giovanni","family":"Castagnetti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Piccolo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tiziano","family":"Villa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nina","family":"Yevtushenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Brayton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,1,12]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Sinha, R., Roop, P.S., Salcic, Z., Basu, S.: Correct-by-construction multi-component SoC design. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2012, San Jose, CA, USA. EDA Consortium, pp. 647\u2013652 (2012)","key":"23_CR1","DOI":"10.1109\/DATE.2012.6176551"},{"key":"23_CR2","volume-title":"ESL Design and Verification: A Prescription for Electronic System Level Methodology","author":"G Martin","year":"2007","unstructured":"Martin, G., Bailey, B., Piziali, A.: ESL Design and Verification: A Prescription for Electronic System Level Methodology. Morgan Kaufmann, San Mateo (2007)"},{"unstructured":"Passerone, R., Rowson, J.A., Sangiovanni-Vincentelli, A.: Automatic synthesis of interfaces between incompatible protocols. In: Proceedings of the 35th Annual Design Automation Conference, DAC 1998. ACM, New York (1998). http:\/\/doi.acm.org\/10.1145\/277044.277047","key":"23_CR3"},{"key":"23_CR4","doi-asserted-by":"publisher","first-page":"231","DOI":"10.1007\/978-0-387-35394-4_15","volume-title":"Formal Description Techniques and Protocol Specification, Testing and Verification - FORTE XI\/PSTV XVIII \u201998","author":"A Petrenko","year":"1998","unstructured":"Petrenko, A., Yevtushenko, N.: Solving asynchronous equations. In: Budkowski, S., Cavalli, A., Najm, E. (eds.) FORTE XI\/PSTV XVIII 1998, pp. 231\u2013247. Kluwer Academic Publishers, Dordrecht (1998)"},{"doi-asserted-by":"crossref","unstructured":"Yevtushenko, N., Villa, T., Brayton, R., Petrenko, A., Sangiovanni-Vincentelli, A.: Solution of parallel language equations for logic synthesis. In: The Proceedings of the International Conference on Computer-Aided Design, pp. 103\u2013110, November 2001","key":"23_CR5","DOI":"10.1109\/ICCAD.2001.968605"},{"unstructured":"Yevtushenko, N., Villa, T., Brayton, R., Petrenko, A., Sangiovanni-Vincentelli, A.: Solution of synchronous language equations for logic synthesis. In: The Biannual 4th Russian Conference with Foreign Participation on Computer-Aided Technologies in Applied Mathematics, September 2002","key":"23_CR6"},{"unstructured":"Yevtushenko, N., Villa, T., Brayton, R., Petrenko, A., Sangiovanni-Vincentelli, A.: Sequential synthesis by language equation solving, Tech. Report No. UCB\/ERL M03\/9, Berkeley, CA, April 2003","key":"23_CR7"},{"unstructured":"Yevtushenko, N., Villa, T., Zharikova, S.: Solving language equations over synchronous and parallel composition operators. In: Kunc, M., Okhotin, A. (eds.) Proceedings of the 1st International Workshop on Theory and Applications of Language Equations, TALE 2007, Turku, Finland, 2 July 2007, pp. 14\u201332. Turku Centre for Computer Science (2007)","key":"23_CR8"},{"key":"23_CR9","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-68759-9","volume-title":"The Unknown Component Problem: Theory and Applications","author":"T Villa","year":"2012","unstructured":"Villa, T., Yevtushenko, N., Brayton, R., Mishchenko, A., Petrenko, A., Sangiovanni-Vincentelli, A.: The Unknown Component Problem: Theory and Applications. Springer, New York (2012)"},{"unstructured":"Castagnetti, G., Piccolo, M., Villa, T., Yevtushenko, N., Mishchenko, A., Brayton, R.K. : Solving parallel equations with BALM-II, EECS Department, University of California, Berkeley, Tech. Report UCB\/EECS-2012-181, July 2012. http:\/\/www.eecs.berkeley.edu\/Pubs\/TechRpts\/2012\/EECS-2012-181.html","key":"23_CR10"},{"unstructured":"Castagnetti, G., Piccolo, M., Villa, T.: BALM-II. http:\/\/esd.scienze.univr.it\/index.php\/it\/balm-ii.html","key":"23_CR11"},{"unstructured":"B. R. Group.: BALM, website and User\u2019s Manual. http:\/\/embedded.eecs.berkeley.edu\/Respep\/Research\/mvsis\/balm.html","key":"23_CR12"},{"issue":"6","key":"23_CR13","doi-asserted-by":"publisher","first-page":"391","DOI":"10.1049\/ip-cdt:20041100","volume":"151","author":"V Androutsopoulos","year":"2004","unstructured":"Androutsopoulos, V., Brookes, D., Clarke, T.: Protocol converter synthesis. Comput. Digital Tech. IEE Proc. 151(6), 391\u2013401 (2004)","journal-title":"Comput. Digital Tech. IEE Proc."},{"unstructured":"Jiang, Y., Jin, Y.: Protocol converter sysnthesis: an application of control synthesis, EE219C Class Project Report, December 1999","key":"23_CR14"},{"doi-asserted-by":"crossref","unstructured":"Passerone, R., Rowson, J.A., Sangiovanni-Vincentelli, A.L.: Automatic synthesis of interfaces between incompatible protocols. In: DAC, pp. 8\u201313 (1998)","key":"23_CR15","DOI":"10.1145\/277044.277047"},{"doi-asserted-by":"crossref","unstructured":"Passerone, R., de Alfaro, L., Henzinger, T.A., Sangiovanni-Vincentelli, A.L.: Convertibility verification and converter synthesis: two faces of the same coin. In: ICCAD, pp. 132\u2013139 (2002)","key":"23_CR16","DOI":"10.1145\/774572.774592"},{"unstructured":"Passerone, R.: Semantic foundations for heterogeneous systems, Ph.D. dissertation, EECS Department, University of California, Berkeley, Tech. Report No. UCB\/ERL M98\/30 (2004). http:\/\/www.eecs.berkeley.edu\/Pubs\/TechRpts\/1998\/3445.html","key":"23_CR17"},{"key":"23_CR18","volume-title":"Embedded Systems Handbook","author":"R Passerone","year":"2005","unstructured":"Passerone, R.: Interface specification and converter synthesis. In: Zurawski, R. (ed.) Embedded Systems Handbook. CRC Press, Taylor and Francis Group, Boca Raton (2005)"},{"doi-asserted-by":"crossref","unstructured":"Watanabe, S., Seto, K., Ishikawa, Y., Komatsu, S., Fujita, M.: Protocol transducer synthesis using divide and conquer approach. In: Design Automation Conference, 2007, ASP-DAC 2007, Asia, South Pacific, pp. 280\u2013285, January 2007","key":"23_CR19","DOI":"10.1109\/ASPDAC.2007.357999"},{"key":"23_CR20","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1007\/s00165-007-0045-4","volume":"20","author":"P Bhaduri","year":"2008","unstructured":"Bhaduri, P., Ramesh, S.: Interface synthesis and protocol conversion. Formal Aspects Comput. 20, 205\u2013224 (2008)","journal-title":"Formal Aspects Comput."},{"doi-asserted-by":"crossref","unstructured":"Avnit, K., Sowmya, A.: A formal approach to design space exploration of protocol converters. In: The Proceedings of the Design, Automation and Test in Europe Conference, pp. 129\u2013134, April 2009","key":"23_CR21","DOI":"10.1109\/DATE.2009.5090645"},{"issue":"3","key":"23_CR22","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1023\/A:1008258331497","volume":"7","author":"R Kumar","year":"1997","unstructured":"Kumar, R., Nelvagal, S., Marcus, S.: A discrete event systems approach for protocol conversion. Discrete Event Dyn. Syst. Theory Appl. 7(3), 295\u2013315 (1997)","journal-title":"Discrete Event Dyn. Syst. Theory Appl."},{"issue":"1","key":"23_CR23","first-page":"13:1","volume":"20","author":"R Sinha","year":"2014","unstructured":"Sinha, R., Girault, A., Goessler, G., Roop, P.S.: A formal approach to incremental converter synthesis for system-on-chip design. ACM Trans. Des. Autom. Electron. Syst. 20(1), 13:1\u201313:30 (2014). http:\/\/doi.acm.org\/10.1145\/2663344","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"23_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39979-7_24","volume-title":"Formal Techniques for Networked and Distributed Systems - FORTE 2003","author":"S Buffalov","year":"2003","unstructured":"Buffalov, S., El-Fakih, K., Yevtushenko, N., Bochmann, G.: Progressive solutions to a parallel automata equation. In: K\u00f6nig, H., Heiner, M., Wolisz, A. (eds.) FORTE 2003. LNCS, vol. 2767. Springer, Heidelberg (2003)"},{"key":"23_CR25","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1016\/j.tcs.2006.05.034","volume":"362","author":"K El-Fakih","year":"2006","unstructured":"El-Fakih, K., Buffalov, S., Yevtushenko, N., Bochmann, G.: Progressive solutions to a parallel automata equation. Theoret. Comput. Sci. 362, 17\u201332 (2006)","journal-title":"Theoret. Comput. Sci."},{"issue":"11","key":"23_CR26","doi-asserted-by":"publisher","first-page":"1726","DOI":"10.1109\/9.964683","volume":"46","author":"MD DiBenedetto","year":"2001","unstructured":"DiBenedetto, M.D., Sangiovanni-Vincentelli, A., Villa, T.: Model matching for finite state machines. IEEE Trans. Autom. Control 46(11), 1726\u20131743 (2001)","journal-title":"IEEE Trans. Autom. Control"},{"unstructured":"Cao, J., Nymeyer, A.: Formal model of a protocol converter. In: Downey, R., Manyem, P. (eds.) Fifteenth Computing: The Australasian Theory Symposium (CATS 2009), CRPIT, vol. 94. ACS, Wellington, pp. 107\u2013117 (2009)","key":"23_CR27"},{"unstructured":"Sinha, R., Roop, P., Basu, S.: A model checking approach to protocol conversion. In: Workshop on Model-driven High-level Programming of Embedded Systems (2007)","key":"23_CR28"},{"doi-asserted-by":"crossref","unstructured":"Sinha, R., Roop, P.S., Basu, S.: SoC design approach using convertibility verification. EURASIP J. Emb. Sys. 2008 (2008)","key":"23_CR29","DOI":"10.1155\/2008\/296206"},{"doi-asserted-by":"crossref","unstructured":"Sinha, R., Roop, P.S., Basu, S., Salcic, Z.: Multi-clock SoC design using protocol conversion. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2009. European Design and Automation Association, pp. 123\u2013128 (2009)","key":"23_CR30","DOI":"10.1109\/DATE.2009.5090644"},{"unstructured":"Sinha, R.: Automated techniques for formal verification of SoCs, Ph.D. dissertation, University of Auckland, New Zealand (2009)","key":"23_CR31"},{"key":"23_CR32","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/978-3-319-15579-1_1","volume-title":"Language and Automata Theory and Applications","author":"M Autili","year":"2015","unstructured":"Autili, M., Inverardi, P., Mignosi, F., Spalazzese, R., Tivoli, M.: Automated synthesis of application-layer connectors from automata-based specifications. In: Dediu, A.-H., Formenti, E., Mart\u00edn-Vide, C., Truthe, B. (eds.) LATA 2015. LNCS, vol. 8977, pp. 3\u201324. Springer, Heidelberg (2015)"},{"issue":"2","key":"23_CR33","doi-asserted-by":"publisher","first-page":"44","DOI":"10.4018\/ijsse.2014040103","volume":"5","author":"V Ciancia","year":"2014","unstructured":"Ciancia, V., Martin, J., Martinelli, F., Matteucci, I., Petrocchi, M., Pimentel, E.: Automated synthesis and ranking of secure BPMN orchestrators. Int. J. Secur. Softw. Eng. 5(2), 44\u201364 (2014). http:\/\/dx.doi.org\/10.4018\/ijsse.2014040103","journal-title":"Int. J. Secur. Softw. Eng."},{"key":"23_CR34","volume-title":"Introduction to Automata Theory, Languages, and Computation","author":"J Hopcroft","year":"2001","unstructured":"Hopcroft, J., Motwani, R., Ullman, J.: Introduction to Automata Theory, Languages, and Computation. Addison-Wesley Publishing Company, Reading (2001)"},{"issue":"3","key":"23_CR35","first-page":"219","volume":"2","author":"N Lynch","year":"1989","unstructured":"Lynch, N., Tuttle, M.: An introduction to input\/output automata. CWI-Q. 2(3), 219\u2013246 (1989)","journal-title":"CWI-Q."},{"unstructured":"M. R. Group: MVSIS, software package. http:\/\/embedded.eecs.berkeley.edu\/Respep\/Research\/mvsis\/software.html","key":"23_CR36"},{"doi-asserted-by":"crossref","unstructured":"Hallal, H., Negulescu, R., Petrenko, A.: Design of divergence-free protocol converters using supervisory control techniques. In: 7th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2000, vol. 2, pp. 705\u2013708, December 2000","key":"23_CR37","DOI":"10.1109\/ICECS.2000.912975"},{"doi-asserted-by":"crossref","unstructured":"Avnit, K., D\u2019Silva, V., Sowmya, A., Ramesh, S., Parameswaran, S.: A formal approach to the protocol converter problem. In: DATE, pp. 294\u2013299 (2008)","key":"23_CR38","DOI":"10.1109\/DATE.2008.4484695"},{"unstructured":"D\u2019Silva, V., Ramesh, S., Sowmya, A.: Bridge over troubled wrappers: Automated interface synthesis. In: Proceedings of the 17th International Conference on VLSI Design, VLSID 2004. IEEE Computer Society, Washington, D.C., p. 189 (2004). http:\/\/dl.acm.org\/citation.cfm?id=962758.963411","key":"23_CR39"},{"key":"23_CR40","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1007\/978-3-540-71209-1_16","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"M Tivoli","year":"2007","unstructured":"Tivoli, M., Fradet, P., Girault, A., G\u00f6\u00dfler, G.: Adaptor synthesis for real-time components. In: Grumberg, O., Huth, M. (eds.) TACAS 2007. LNCS, vol. 4424, pp. 185\u2013200. Springer, Heidelberg (2007)"}],"container-title":["Lecture Notes in Computer Science","Software Engineering and Formal Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-49224-6_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T03:00:07Z","timestamp":1748746807000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-49224-6_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783662492239","9783662492246"],"references-count":40,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-49224-6_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]}}}