{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,2]],"date-time":"2025-06-02T04:03:18Z","timestamp":1748836998485,"version":"3.41.0"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662492826"},{"type":"electronic","value":"9783662492833"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-662-49283-3_2","type":"book-chapter","created":{"date-parts":[[2016,1,14]],"date-time":"2016-01-14T01:06:37Z","timestamp":1452733597000},"page":"13-22","source":"Crossref","is-referenced-by-count":2,"title":["Partitioning Methods for Multicast in Bufferless 3D Network on Chip"],"prefix":"10.1007","author":[{"given":"Chaoyun","family":"Yao","sequence":"first","affiliation":[]},{"given":"Chaochao","family":"Feng","sequence":"additional","affiliation":[]},{"given":"Minxuan","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Shouzhong","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,1,14]]},"reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Design Automation Conference (DAC), pp. 684\u2013689 (2001)","DOI":"10.1145\/378239.379048"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Carloni, L.P., Pande, P., Xie, Y.: Networks-on-chip in emerging interconnect paradigms: advantages and challenges. In: Proceedings of the 2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip, pp. 93\u2013102 (2009)","DOI":"10.1109\/NOCS.2009.5071456"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Rahmani, A.-M., Latif, K., Vaddina, K.R., Liljeberg, P., Plosila, J., Tenhunen, H.: Congestion aware, fault tolerant and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures. In: Proceedings of the 5th ACM\/IEEE International Symposium on Networks-on-Chip, pp. 65\u20132 (2011)","DOI":"10.1145\/1999946.1999957"},{"issue":"1","key":"2_CR4","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/TC.2008.142","volume":"58","author":"BS Feero","year":"2009","unstructured":"Feero, B.S., Pande, P.P.: Networks-on-chip in a three-dimensional environment: a performance evaluation. IEEE Trans. Comput. 58(1), 32\u201345 (2009)","journal-title":"IEEE Trans. Comput."},{"issue":"10","key":"2_CR5","doi-asserted-by":"publisher","first-page":"1081","DOI":"10.1109\/TVLSI.2007.893649","volume":"15","author":"VF Pavlidis","year":"2007","unstructured":"Pavlidis, V.F., Friedman, E.G.: 3-D topologies for networks-on-chip. IEEE Trans. Very Large Scale Integr. Syst. 15(10), 1081\u20131090 (2007)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Kim, J., Nicopoulos, C., Park, D., Das, R., Xie, Y., Vijaykrishnan, N., Yousif, M., Das, C.: A novel dimensionally-decomposed router for on-chip communication in 3D architectures. In: Proceedings of the International Symposium on Computer Architecture (ISCA 2007), pp. 138\u2013149 (2007)","DOI":"10.1145\/1250662.1250680"},{"issue":"2","key":"2_CR7","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","volume":"34","author":"Feihui Li","year":"2006","unstructured":"Li, F., Nicopoulos, C., Richardson, T., Xie, Y., Narayanan, V., Kandemir, M.: Design and management of 3D chip multiprocessors using network-in-memory. In: Proceedings of the International Symposium on Computer Architecture, pp. 130\u2013141, June 2006","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"2","key":"2_CR8","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/L-CA.2008.6","volume":"7","author":"RS Ramanujam","year":"2008","unstructured":"Ramanujam, R.S., Lin, B.: Randomized partially-minimal routing on three-dimensional mesh networks. IEEE Comput. Archit. Lett. 7(2), 37\u201340 (2008)","journal-title":"IEEE Comput. Archit. Lett."},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Moosavi, S.R., Rahmani, A.M., Liljeberg, P., et al.: Enhancing performance of 3D interconnection networks using efficient multicast communication protocol. In: 21st Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), pp. 294\u2013301. IEEE (2013)","DOI":"10.1109\/PDP.2013.50"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Rahmani, A.-M., Vaddina, K.R., Latif, K., Liljeberg, P., Plosila, J., Tenhunen, H.: Generic monitoring and management infrastructure for 3D NoC-Bus hybrid architectures. In: Proceedings of the 6th ACM\/IEEE International Symposium on Networks-on-Chip, pp. 177\u2013184 (2012)","DOI":"10.1109\/NOCS.2012.28"},{"issue":"12","key":"2_CR11","doi-asserted-by":"publisher","first-page":"1252","DOI":"10.1109\/71.334899","volume":"5","author":"PK McKinley","year":"1994","unstructured":"McKinley, P.K., Xu, H., Ni, L.M., Esfahanian, A.H.: Unicast-based multicast communication in wormhole-routed networks. IEEE Trans. Parallel Distrib. Syst. 5(12), 1252\u20131265 (1994)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"2_CR12","doi-asserted-by":"publisher","first-page":"1105","DOI":"10.1109\/71.246072","volume":"4","author":"X Lin","year":"1993","unstructured":"Lin, X., Ni, L.M.: Multicast communication in multicomputer networks. IEEE Trans. Parallel Distrib. Syst. 4, 1105\u20131117 (1993)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"5","key":"2_CR13","doi-asserted-by":"publisher","first-page":"430","DOI":"10.1049\/iet-cdt.2008.0086","volume":"3","author":"M Daneshtalab","year":"2009","unstructured":"Daneshtalab, M., Ebrahimi, M., Mohammadi, S., Afzali-Kusha, A.: Low distance path-based multicast algorithm in NOCs. IET (IEE) -Comput. Digital Tech. Spec. Issue NoC 3(5), 430\u2013442 (2009)","journal-title":"IET (IEE) -Comput. Digital Tech. Spec. Issue NoC"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Jerger, N.E., Peh, L.-S., Lipasti, M.: Virtual circuit tree multicasting: a case for on-chip hardware multicast support. In: Proceedings of the 35th Annual International Symposium on Computer Architecture, pp. 229\u2013240 (2008)","DOI":"10.1145\/1394608.1382141"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Hu, W., Lu, Z., Jantsch, A., Liu, H.: Power-efficient tree-based multicast support for networks-on-chip. In: Proceedings of 16th Asia and South Pacific Design Automation Conference, Piscataway, NJ, USA, pp. 363\u2013368 (2011)","DOI":"10.1109\/ASPDAC.2011.5722214"},{"key":"2_CR16","unstructured":"Wang, L., Kim, H., Kim, E.J.: Recursive partitioning multicast: a bandwidth-efficient routing for networks-on-chip. In: International Symposium on Networks-on-Chip (NOCS), San Diego, CA, May 2009"},{"issue":"4","key":"2_CR17","first-page":"1052","volume":"95","author":"F Chaochao","year":"2012","unstructured":"Chaochao, F., Zhonghai, L.U., Jantsch, A., et al.: Support efficient and fault-tolerant multicast in bufferless network-on-chip. IEICE Trans. Inf. Syst. 95(4), 1052\u20131061 (2012)","journal-title":"IEICE Trans. Inf. Syst."},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"Feero, B., Pande, P.P.: Performance evaluation for three-dimensional networks-on-chip. In: Proceedings of IEEE Computer Society Annual Symposium On VLSI (ISVLSI), pp. 305\u2013310, 9th-11th May 2007","DOI":"10.1109\/ISVLSI.2007.79"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Millberg, M., Nilsson, E., Thid, R., Kumar, S., Jantsch, A.: The nostrum backbone-a communication protocols stack for networks on chip. In: Proceedings of IEEE Computer Society, International Conference on VLSI Design, pp. 693\u2013696 (2004)","DOI":"10.1109\/ICVD.2004.1261005"}],"container-title":["Communications in Computer and Information Science","Computer Engineering and Technology"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-49283-3_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T03:50:15Z","timestamp":1748749815000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-49283-3_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783662492826","9783662492833"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-49283-3_2","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2016]]}}}