{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T06:15:19Z","timestamp":1743142519303,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662492826"},{"type":"electronic","value":"9783662492833"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-662-49283-3_5","type":"book-chapter","created":{"date-parts":[[2016,1,13]],"date-time":"2016-01-13T20:06:37Z","timestamp":1452715597000},"page":"38-47","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Mitigating Soft Error Rate Through Selective Replication in Hybrid Architecture"],"prefix":"10.1007","author":[{"given":"Chao","family":"Song","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minxuan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,1,14]]},"reference":[{"key":"5_CR1","unstructured":"Shivakumar, P., Kistler, M., Keckler, S.W., et al.: Modeling the effect of technology trends on the soft error rate of combinational logic. In: Proceedings of the 2002 International Conference on Dependable Systems and Networks (DSN 2002), Bethesda, MD, USA, pp. 389\u2013398. IEEE CS (2002)"},{"issue":"2","key":"5_CR2","first-page":"43","volume":"38","author":"S Mitra","year":"2005","unstructured":"Mitra, S., Seifert, N., Zhang, M., Shi, Q., Kim, K.S.: Robust system design with built-in soft-error resilience. IEEE Trans. Comput. 38(2), 43\u201352 (2005)","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"5_CR3","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TDMR.2005.853449","volume":"5","author":"RC Baumann","year":"2005","unstructured":"Baumann, R.C.: Radiation-Induced soft errors in advanced semiconductor technologies. IEEE Trans. Device Mater. Reliab. 5(3), 305\u2013316 (2005)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"5_CR4","unstructured":"Baumann, R.C: Soft errors in commercial semiconductor technology: overview and scaling trends. In: IEEE Reliability Physics Tutorial Notes, Reliability Fundamentals 7 April 2002"},{"key":"5_CR5","volume-title":"SER\u2014History, Trends and Challenges","author":"JF Zielger","year":"2004","unstructured":"Zielger, J.F., Puchner, H.: SER\u2014History, Trends and Challenges. Cypress Semiconductor Corporation, San Jose (2004)"},{"issue":"3","key":"5_CR6","doi-asserted-by":"publisher","first-page":"329","DOI":"10.1109\/TDMR.2005.855685","volume":"5","author":"SE Michalak","year":"2005","unstructured":"Michalak, S.E., Harris, K.W., Hengartner, N.W., Takala, B.E., Wender, S.A.: Predicting the number of fatal soft errors in Los Alamos National Laboratory\u2019s ASC Q supercomputer. Trans. Device Mater. Reliab. 5(3), 329\u2013335 (2005)","journal-title":"Trans. Device Mater. Reliab."},{"key":"5_CR7","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/7298.946456","volume":"1","author":"RC Baumann","year":"2001","unstructured":"Baumann, R.C.: Soft errors in advanced semiconductor Devices Part I: the three radiation sources. IEEE Trans. Device Mater. Reliab. 1, 17\u201322 (2001)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"issue":"5","key":"5_CR8","doi-asserted-by":"publisher","first-page":"602","DOI":"10.1109\/5.929647","volume":"89","author":"K Banerjee","year":"2001","unstructured":"Banerjee, K., Souri, S.J., Kapur, P., Saraswat, K.C.: 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89(5), 602\u2013633 (2001)","journal-title":"Proc. IEEE"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Xie, Y.: Processor architecture design using 3D integration technology. In: VLSID 2010, pp. 446\u2013451 (2010)","DOI":"10.1109\/VLSI.Design.2010.60"},{"key":"5_CR10","unstructured":"Hosomi, M., Yamagishi, H.Y., Yamamoto, T., Bessho, K., Higo, Y., Yamane, K., Yamada, H., Shoji, M., Hachino, H., Fukumoto, C., Nagao, H., Kano, H.: A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM. In: IEDM 2005"},{"key":"5_CR11","unstructured":"Fu, X., Li, T., Fortes, J.: Sim-SODA: A unified framework for architectural level software reliability analysis. In: Proceedings of Workshop on Modeling, Benchmarking and Simulation (2006)"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically characterizing large scale program behavior. In: ASPLOS 2002","DOI":"10.1145\/605397.605403"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Mukherjee, S.S., Weaver, C.T., Emer, J., Reinhardt, S.K., Austin, T.: A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In: MICRO 2003","DOI":"10.1109\/MM.2003.1261389"},{"issue":"1","key":"5_CR14","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1109\/TVLSI.2010.2090914","volume":"20","author":"H Sun","year":"2010","unstructured":"Sun, H., Liu, C., Xu, W., Zhao, J., Zheng, N., Zhang, T.: Using magnetic RAM to build low-power and soft error-resilient L1 cache. IEEE Trans. VLSI 20(1), 19\u201328 (2010)","journal-title":"IEEE Trans. VLSI"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"Sun, G., Kursun, E., Rivers, J., Xie, Y.: Exploring the vulnerability of CMPs to soft errors with 3D stacked non-volatile memory. In: Proceedings of the 29th International Conference on Computer Design (ICCD) October 2011, pp. 366\u2013372 (2011)","DOI":"10.1109\/ICCD.2011.6081425"},{"key":"5_CR16","unstructured":"Zhang, W., Li, T.: Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology. In: Proceedings of the 41st Annual International Symposium on Micro-architecture (MICRO) December 2008, pp. 453\u2013446 (2008)"},{"issue":"4","key":"5_CR17","doi-asserted-by":"publisher","first-page":"371","DOI":"10.1016\/j.micpro.2011.01.004","volume":"35","author":"H Sun","year":"2011","unstructured":"Sun, H., Ren, P., Zheng, N., Zhang, T., Li, T.: Architecting high-performance energy-efficient soft error resilient cache under 3D integration technology. Microprocess. Microsyst. 35(4), 371\u2013381 (2011)","journal-title":"Microprocess. Microsyst."},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Tan, J., Li, Z., Fu, X.: Soft-error reliability and power co-optimization for GPGPUS register file using resistive memory. In: Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE) March 2015, pp. 369\u2013374 (2015)","DOI":"10.7873\/DATE.2015.0085"}],"container-title":["Communications in Computer and Information Science","Computer Engineering and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-49283-3_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T06:07:29Z","timestamp":1559369249000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-49283-3_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783662492826","9783662492833"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-49283-3_5","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2016]]},"assertion":[{"value":"14 January 2016","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}