{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,22]],"date-time":"2026-09-22T08:49:37Z","timestamp":1790066977296,"version":"4.0.1"},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783662531396","type":"print"},{"value":"9783662531402","type":"electronic"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-662-53140-2_26","type":"book-chapter","created":{"date-parts":[[2016,8,3]],"date-time":"2016-08-03T15:33:43Z","timestamp":1470238423000},"page":"538-558","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":24,"title":["A High Throughput\/Gate AES Hardware Architecture by Compressing Encryption and Decryption Datapaths"],"prefix":"10.1007","author":[{"given":"Rei","family":"Ueno","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sumio","family":"Morioka","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naofumi","family":"Homma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Takafumi","family":"Aoki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2016,8,4]]},"reference":[{"key":"26_CR1","unstructured":"Cryptographic hardware project. \n                      http:\/\/www.aoki.ecei.tohoku.ac.jp\/crypto\/"},{"key":"26_CR2","unstructured":"NanGate FreePDK15 open cell library, January 2016. \n                      http:\/\/www.nangate.com\/?page_id=2328"},{"key":"26_CR3","unstructured":"NanGate FreePDK45 open cell library, January 2016. \n                      http:\/\/www.nangate.com\/?page_id=2325"},{"key":"26_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"326","DOI":"10.1007\/978-3-662-45608-8_18","volume-title":"Advances in Cryptology \u2013 ASIACRYPT 2014","author":"B Bilgin","year":"2014","unstructured":"Bilgin, B., Gierlichs, B., Nikova, S., Nikov, V., Rijmen, V.: Higher-order threshold implementations. In: Sarkar, P., Iwata, T. (eds.) ASIACRYPT 2014, Part II. LNCS, vol. 8874, pp. 326\u2013343. Springer, Heidelberg (2014)"},{"issue":"7","key":"26_CR5","doi-asserted-by":"publisher","first-page":"1188","DOI":"10.1109\/TCAD.2015.2419623","volume":"34","author":"B Bilgin","year":"2015","unstructured":"Bilgin, B., Gierlichs, B., Nikova, S., Nikov, V., Rijmen, V.: Trade-offs for threshold implementations illustrated on AES. IEEE Trans. Comput. Aided Des. Integr. Syst. 34(7), 1188\u20131200 (2015)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Syst."},{"key":"26_CR6","doi-asserted-by":"publisher","first-page":"280","DOI":"10.1007\/s00145-012-9124-7","volume":"47","author":"J Boyer","year":"2013","unstructured":"Boyer, J., Matthews, P., Peralta, P.: Logic minimization techniques with applications to cryptology. J. Cryptology 47, 280\u2013312 (2013)","journal-title":"J. Cryptology"},{"key":"26_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1007\/11545262_32","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"D Canright","year":"2005","unstructured":"Canright, D.: A very compact S-box for AES. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 441\u2013455. Springer, Heidelberg (2005)"},{"key":"26_CR8","unstructured":"Canright, D.: \n                      http:\/\/faculty.nps.edu\/drcanrig\/"},{"key":"26_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"446","DOI":"10.1007\/978-3-540-68914-0_27","volume-title":"Applied Cryptography and Network Security","author":"D Canright","year":"2008","unstructured":"Canright, D., Batina, L.: A very compact \u201cPerfectly Masked\u201d S-Box for AES. In: Bellovin, S.M., Gennaro, R., Keromytis, A.D., Yung, M. (eds.) ACNS 2008. LNCS, vol. 5037, pp. 446\u2013459. Springer, Heidelberg (2008)"},{"key":"26_CR10","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/LES.2010.2052401","volume":"2","author":"I Hammad","year":"2010","unstructured":"Hammad, I., El-Sankary, K., El-Masry, E.: High-speed AES encryptor with efficient merging techniques. IEEE Embed. Syst. Lett. 2, 67\u201371 (2010)","journal-title":"IEEE Embed. Syst. Lett."},{"issue":"4","key":"26_CR11","doi-asserted-by":"publisher","first-page":"366","DOI":"10.1109\/TC.2006.49","volume":"50","author":"A Hodjat","year":"2006","unstructured":"Hodjat, A., Verbauwhede, I.: Area-throughput trade-offs for fully pipelined 30 to 70 Gbits\/s AES processors. IEEE Trans. Comput. 50(4), 366\u2013372 (2006)","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"26_CR12","doi-asserted-by":"publisher","first-page":"1109","DOI":"10.1142\/S0218126610006633","volume":"19","author":"Y Jeon","year":"2010","unstructured":"Jeon, Y., Kim, Y., Lee, D.: A compact memory-free architecture for the AES algorithm using resource sharing methods. J. Circ. Syst. Comput. 19(5), 1109\u20131130 (2010)","journal-title":"J. Circ. Syst. Comput."},{"key":"26_CR13","doi-asserted-by":"crossref","unstructured":"Lin, S.Y., Huang, C.T.: A high-throughput low-power AES cipher for network applications. In: The 12th Asia and South Pacific Design Automation Conference (ASP-DAC 2007), pp. 595\u2013600. IEEE (2007)","DOI":"10.1109\/ASPDAC.2007.358051"},{"key":"26_CR14","doi-asserted-by":"crossref","unstructured":"Liu, P.C., Chang, H.C., Lee, C.Y.: A 1.69 Gb\/s area-efficient AES crypto core with compact on-the-fly key expansion unit. In: 41st European Solid-State Circuits Conference (ESSCIRC 2009), pp. 404\u2013407. IEEE (2009)","DOI":"10.1109\/ESSCIRC.2009.5326020"},{"key":"26_CR15","series-title":"Lecture Notes in Computer Science","first-page":"144","volume-title":"Workshop on Cryptographic Hardware and Embedded Systems (CHES)","author":"A Lutz","year":"2002","unstructured":"Lutz, A., Treichler, J., G\u00fcrkaynak, F., Kaeslin, H., Basler, G., Erni, A., Reichmuth, S., Rommens, P., Oetiker, P., Fichtner, W.: 2Gbit\/s hardware realizations of RIJNDAEL and SERPENT: a comparative analysis. In: Kaliski, B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 144\u2013158. Springer, Heidelberg (2002)"},{"key":"26_CR16","doi-asserted-by":"publisher","first-page":"1048","DOI":"10.1109\/JSSC.2014.2384039","volume":"50","author":"S Mathew","year":"2015","unstructured":"Mathew, S., Satpathy, S., Suresh, V., Anders, M., Himanshu, K., Amit, A., Hsu, S., Chen, G., Krishnamurthy, R.K.: 340 mV-1.1V, 289 Gbps\/W, 2090-gate nanoAES hardware accelerator with area-optimized encrypt\/decrypt $$GF(2^4)^2$$ polynomials in 22 nm tri-gate CMOS. IEEE J. Solid-State Circ. 50, 1048\u20131058 (2015)","journal-title":"IEEE J. Solid-State Circ."},{"key":"26_CR17","doi-asserted-by":"publisher","first-page":"767","DOI":"10.1109\/JSSC.2011.2108131","volume":"46","author":"SK Mathew","year":"2011","unstructured":"Mathew, S.K., Sheikh, F., Kounavis, M.E., Gueron, S., Agarwal, A., Hsu, S.K., Himanshu, K., Anders, M.A., Krishnamurthy, R.K.: 53 Gbps native $$GF(2^4)^2$$ composite-field AES-encrypt\/decrypt accelerator for content-protection in 45 nm high-performance microprocessors. IEEE J. Solid-State Circ. 46, 767\u2013776 (2011)","journal-title":"IEEE J. Solid-State Circ."},{"key":"26_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1007\/978-3-642-20465-4_6","volume-title":"Advances in Cryptology \u2013 EUROCRYPT 2011","author":"A Moradi","year":"2011","unstructured":"Moradi, A., Poschmann, A., Ling, S., Paar, C., Wang, H.: Pushing the limits: a very compact and a threshold implementation of AES. In: Paterson, K.G. (ed.) EUROCRYPT 2011. LNCS, vol. 6632, pp. 69\u201388. Springer, Heidelberg (2011)"},{"key":"26_CR19","series-title":"Lecture Notes in Computer Science","first-page":"172","volume-title":"Cryptographic Hardware and Embedded Systems (CHES)","author":"S Morioka","year":"2002","unstructured":"Morioka, S., Satoh, A.: An optimized S-Box circuit architecture for low power AES design. In: Kaliski, B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 172\u2013186. Springer, Heidelberg (2002)"},{"key":"26_CR20","doi-asserted-by":"publisher","first-page":"686","DOI":"10.1109\/TVLSI.2004.830936","volume":"12","author":"S Morioka","year":"2004","unstructured":"Morioka, S., Satoh, A.: A 10 Gbps full-AES crypto design with a twisted-BDD S-box architecture. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12, 686\u2013691 (2004)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"26_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1007\/978-3-642-34117-5_4","volume-title":"Advances in Information and Computer Security","author":"K Nekado","year":"2012","unstructured":"Nekado, K., Nogami, Y., Iokibe, K.: Very short critical path implementation of AES with direct logic gates. In: Hanaoka, G., Yamauchi, T. (eds.) IWSEC 2012. LNCS, vol. 7631, pp. 51\u201368. Springer, Heidelberg (2012)"},{"key":"26_CR22","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1007\/s00145-010-9085-7","volume":"24","author":"S Nikova","year":"2011","unstructured":"Nikova, S., Rijmen, V., Schl\u00e4ffer, M.: Secure hardware implementation of nonlinear functions in the presence of glithces. J. Cryptology 24, 292\u2013321 (2011)","journal-title":"J. Cryptology"},{"key":"26_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1007\/978-3-642-15031-9_16","volume-title":"Cryptographic Hardware and Embedded Systems, CHES 2010","author":"Y Nogami","year":"2010","unstructured":"Nogami, Y., Nekado, K., Toyota, T., Hongo, N., Morikawa, Y.: Mixed bases for efficient inversion in $${{\\mathbb{F}}_{((2^2)^2)^2}}$$ and conversion matrices of SubBytes of AES. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol. 6225, pp. 234\u2013247. Springer, Heidelberg (2010)"},{"key":"26_CR24","doi-asserted-by":"crossref","unstructured":"Okamoto, K., Homma, N., Aoki, T., Morioka, S.: A hierarchical formal approach to verifying side-channel resistant cryptographic processors. In: Hardware-Oriented Security and Trust (HOST), pp. 76\u201379. IEEE (2014)","DOI":"10.1109\/HST.2014.6855572"},{"key":"26_CR25","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"413","DOI":"10.1007\/11502760_28","volume-title":"Fast Software Encryption","author":"E Oswald","year":"2005","unstructured":"Oswald, E., Mangard, S., Pramstaller, N., Rijmen, V.: A side-channel analysis resistant description of the AES S-Box. In: Gilbert, H., Handschuh, H. (eds.) FSE 2005. LNCS, vol. 3557, pp. 413\u2013423. Springer, Heidelberg (2005)"},{"key":"26_CR26","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"764","DOI":"10.1007\/978-3-662-47989-6_37","volume-title":"Advances in Cryptology \u2014 CRYPTO 2015","author":"O Reparaz","year":"2015","unstructured":"Reparaz, O., Bilgin, B., Nikova, S., Gierlichs, B., Verbauwhede, I.: Consolidating masking schemes. In: Gennaro, R., Robshaw, M. (eds.) CRYPTO 2015. LNCS, vol. 9215, pp. 764\u2013783. Springer, Heidelberg (2015)"},{"key":"26_CR27","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1007\/3-540-44709-1_16","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"A Rudra","year":"2001","unstructured":"Rudra, A., Dubey, P.K., Jutla, C.S., Kumar, V., Rao, J.R., Rohatgi, P.: Efficient Rijndael encryption implementation with composite field arithmetic. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, pp. 171\u2013184. Springer, Heidelberg (2001)"},{"key":"26_CR28","doi-asserted-by":"crossref","unstructured":"Sasao, T.: AND-EXOR expressions and their optimization. In: Sasao, T. (ed.) Logic Synthesis and Optimization. The Kluwer International Series in Engineering and Computer Science, vol. 212, pp. 287\u2013312. Kluwer Academic Publishers (1993)","DOI":"10.1007\/978-1-4615-3154-8_13"},{"key":"26_CR29","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","volume-title":"Advances in Cryptology - ASIACRYPT 2001","author":"A Satoh","year":"2001","unstructured":"Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A compact Rijndael hardware architecture with S-Box optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol. 2248, pp. 239\u2013254. Springer, Heidelberg (2001)"},{"key":"26_CR30","unstructured":"Tiri, K., Verbauwhede, I.: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: Design, Automation and Test in Europe Conference and Exhibition (DATE), vol. 1, pp. 246\u2013251 (2004)"},{"key":"26_CR31","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1007\/978-3-662-48324-4_4","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2015","author":"R Ueno","year":"2015","unstructured":"Ueno, R., Homma, N., Sugawara, Y., Nogami, Y., Aoki, T.: Highly efficient $$GF(2^8)$$ inversion circuit based on redundant GF arithmetic and its application to AES design. In: G\u00fcneysu, T., Handschuh, H. (eds.) CHES 2015. LNCS, vol. 9293, pp. 63\u201380. Springer, Heidelberg (2015)"},{"key":"26_CR32","doi-asserted-by":"publisher","first-page":"569","DOI":"10.1109\/JSSC.2002.808300","volume":"38","author":"I Verbauwhede","year":"2003","unstructured":"Verbauwhede, I., Schaumont, P., Kuo, H.: Design and performance testing of a 2.29-GB\/s Rijndael processor. IEEE J. Solid-State Circ. 38, 569\u2013572 (2003)","journal-title":"IEEE J. Solid-State Circ."}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems \u2013 CHES 2016"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-53140-2_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,3]],"date-time":"2020-08-03T00:06:56Z","timestamp":1596413216000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-53140-2_26"}},"subtitle":["\u2014 Toward Efficient CBC-Mode Implementation"],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783662531396","9783662531402"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-53140-2_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]},"assertion":[{"value":"4 August 2016","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CHES","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Cryptographic Hardware and Embedded Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Santa Barbara","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2016","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 August 2016","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 August 2016","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ches2016","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}