{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T11:39:57Z","timestamp":1725881997634},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662545621"},{"type":"electronic","value":"9783662545638"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-662-54563-8_2","type":"book-chapter","created":{"date-parts":[[2017,3,11]],"date-time":"2017-03-11T09:12:27Z","timestamp":1489223547000},"page":"33-46","source":"Crossref","is-referenced-by-count":1,"title":["Efficient Circuit Design of Reversible Square"],"prefix":"10.1007","author":[{"given":"H. V.","family":"Jayashree","sequence":"first","affiliation":[]},{"given":"Himanshu","family":"Thapliyal","sequence":"additional","affiliation":[]},{"given":"Vinod Kumar","family":"Agrawal","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,3,12]]},"reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Banerjee, A., Das, D.K.: Squaring in reversible logic using iterative structure. In: 2014 East-West Design & Test Symposium (EWDTS), pp. 1\u20134. IEEE (2014)","DOI":"10.1109\/EWDTS.2014.7027095"},{"issue":"6","key":"2_CR2","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17(6), 525\u2013532 (1973)","journal-title":"IBM J. Res. Dev."},{"issue":"3","key":"2_CR3","first-page":"24","volume":"8","author":"BS Choi","year":"2012","unstructured":"Choi, B.S., Van Meter, R.: A $$\\theta (\\sqrt{n}) $$ -depth quantum adder on the 2D NTC quantum computer architecture. ACM J. Emerg. Technol. Comput. Syst. (JETC) 8(3), 24 (2012)","journal-title":"ACM J. Emerg. Technol. Comput. Syst. (JETC)"},{"key":"2_CR4","unstructured":"Cuccaro, S.A., Draper, T.G., Kutin, S.A., Moulton, D.P.: A new quantum ripple-carry addition circuit. arXiv preprint quant-ph\/0410184 (2004)"},{"key":"2_CR5","unstructured":"Draper, T.G., Kutin, S.A., Rains, E.M., Svore, K.M.: A logarithmic-depth quantum carry-lookahead adder. arXiv preprint quant-ph\/0406142 (2004)"},{"issue":"03","key":"2_CR6","doi-asserted-by":"crossref","first-page":"1650019","DOI":"10.1142\/S0219749916500192","volume":"14","author":"M Haghparast","year":"2016","unstructured":"Haghparast, M., Bolhassani, A.: Optimized parity preserving quantum reversible full adder\/subtractor. Int. J. Quantum Inf. 14(03), 1650019 (2016)","journal-title":"Int. J. Quantum Inf."},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Jamal, L., Babu, H.M., et al.: Efficient approaches to design a reversible floating point divider. In: 2013 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 3004\u20133007. IEEE (2013)","DOI":"10.1109\/ISCAS.2013.6572511"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Jayashree, H.V., Thapliyal, H., Agrawal, V.K.: Design of dedicated reversible quantum circuitry for square computation. In: 27th International Conference on VLSI Design and 13th International Conference on Embedded Systems, pp. 551\u2013556. IEEE (2014)","DOI":"10.1109\/VLSID.2014.102"},{"issue":"4","key":"2_CR9","doi-asserted-by":"crossref","first-page":"1477","DOI":"10.1007\/s11227-016-1676-0","volume":"72","author":"HV Jayashree","year":"2016","unstructured":"Jayashree, H.V., Thapliyal, H., Arabnia, H.R., Agrawal, V.K.: Ancilla-input and garbage-output optimized design of a reversible quantum integer multiplier. J. Supercomputing 72(4), 1477\u20131493 (2016)","journal-title":"J. Supercomputing"},{"issue":"8","key":"2_CR10","doi-asserted-by":"crossref","first-page":"833","DOI":"10.1109\/12.609274","volume":"46","author":"SF Oberman","year":"1997","unstructured":"Oberman, S.F., Flynn, M.: Division algorithms and implementations. IEEE Trans. Comput. 46(8), 833\u2013854 (1997)","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"2_CR11","first-page":"499","volume":"12","author":"R Portugal","year":"2006","unstructured":"Portugal, R., Figueiredo, C.: Reversible Karatsubas algorithm. J. Universal Comput. Sci. 12(5), 499\u2013511 (2006)","journal-title":"J. Universal Comput. Sci."},{"issue":"2","key":"2_CR12","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1145\/366105.366171","volume":"4","author":"P Rabinowitz","year":"1961","unstructured":"Rabinowitz, P.: Multiple-precision division. Commun. ACM 4(2), 98 (1961)","journal-title":"Commun. ACM"},{"issue":"8","key":"2_CR13","doi-asserted-by":"crossref","first-page":"1701","DOI":"10.1007\/s11128-014-0762-6","volume":"13","author":"S Shoaei","year":"2014","unstructured":"Shoaei, S., Haghparast, M.: Novel designs of nanometric parity preserving reversible compressor. Quantum Inf. Process. 13(8), 1701\u20131714 (2014)","journal-title":"Quantum Inf. Process."},{"issue":"4","key":"2_CR14","doi-asserted-by":"crossref","first-page":"2855","DOI":"10.1103\/PhysRevA.53.2855","volume":"53","author":"JA Smolin","year":"1996","unstructured":"Smolin, J.A., Di Vincenzo, D.P.: Five two-bit quantum gates are sufficient to implement the quantum Fredkin gate. Phys. Rev. A 53(4), 2855\u20132856 (1996)","journal-title":"Phys. Rev. A"},{"issue":"5","key":"2_CR15","doi-asserted-by":"crossref","first-page":"1276","DOI":"10.1587\/transfun.E92.A.1276","volume":"92","author":"Y Takahashi","year":"2009","unstructured":"Takahashi, Y.: Quantum arithmetic circuits: a survey. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 92(5), 1276\u20131283 (2009)","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"issue":"6","key":"2_CR16","first-page":"440","volume":"5","author":"Y Takahashi","year":"2005","unstructured":"Takahashi, Y., Kunihiro, N.: A linear-size quantum circuit for addition with no ancillary qubits. Quantum Inf. Comput. 5(6), 440\u2013448 (2005)","journal-title":"Quantum Inf. Comput."},{"issue":"6","key":"2_CR17","first-page":"636","volume":"8","author":"Y Takahashi","year":"2008","unstructured":"Takahashi, Y., Kunihiro, N.: A fast quantum circuit for addition with few qubits. Quantum Inf. Comput. 8(6), 636\u2013649 (2008)","journal-title":"Quantum Inf. Comput."},{"key":"2_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1007\/978-3-662-50412-3_2","volume-title":"Transactions on Computational Science XXVII","author":"H Thapliyal","year":"2016","unstructured":"Thapliyal, H.: Mapping of subtractor and adder-subtractor circuits on reversible quantum gates. In: Gavrilova, M.L., Tan, C.J.K. (eds.) Transactions on Computational Science XXVII. LNCS, vol. 9570, pp. 10\u201334. Springer, Heidelberg (2016)"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Thapliyal, H., Ranganathan, N.: Design of efficient reversible binary subtractors based on a new reversible gate. In: 2009 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2009, pp. 229\u2013234. IEEE (2009)","DOI":"10.1109\/ISVLSI.2009.49"},{"issue":"3","key":"2_CR20","first-page":"17","volume":"9","author":"H Thapliyal","year":"2013","unstructured":"Thapliyal, H., Ranganathan, N.: Design of efficient reversible logic-based binary and BCD adder circuits. ACM J. Emerg. Technol. Comput. Syst. (JETC) 9(3), 17 (2013)","journal-title":"ACM J. Emerg. Technol. Comput. Syst. (JETC)"},{"key":"2_CR21","doi-asserted-by":"crossref","unstructured":"Thapliyal, H., Varun, T., Munoz-Coreas, E.: Quantum circuit design of integer division optimizing ancillary qubits and T-count. arXiv preprint arxiv:1609.01241 (2016)","DOI":"10.1109\/iNIS.2017.34"},{"issue":"1","key":"2_CR22","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1103\/PhysRevA.54.147","volume":"54","author":"V Vedral","year":"1996","unstructured":"Vedral, V., Barenco, A., Ekert, A.: Quantum networks for elementary arithmetic operations. Phys. Rev. A 54(1), 147 (1996)","journal-title":"Phys. Rev. A"},{"issue":"6","key":"2_CR23","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1016\/j.mejo.2012.02.004","volume":"43","author":"MZ Moghadam","year":"2012","unstructured":"Moghadam, M.Z., Navi, K.: Ultra-area-efficient reversible multiplier. Microelectronics J. 43(6), 377\u2013385 (2012)","journal-title":"Microelectronics J."}],"container-title":["Lecture Notes in Computer Science","Transactions on Computational Science XXIX"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-54563-8_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T12:46:27Z","timestamp":1568897187000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-54563-8_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783662545621","9783662545638"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-54563-8_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}