{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T04:59:26Z","timestamp":1775278766993,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783662583807","type":"print"},{"value":"9783662583814","type":"electronic"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-662-58381-4_7","type":"book-chapter","created":{"date-parts":[[2018,11,20]],"date-time":"2018-11-20T09:48:09Z","timestamp":1542707289000},"page":"136-157","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["GPU Computations and Memory Access Model Based on Petri Nets"],"prefix":"10.1007","author":[{"given":"Anna","family":"Gogoli\u0144ska","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"\u0141ukasz","family":"Mikulski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcin","family":"Pi\u0105tkowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,11,21]]},"reference":[{"key":"7_CR1","unstructured":"Chiola, G., Donatelli, S., Franceschinis, G.: Priorities, inhibitor arcs and concurrency in P\/T nets. In: Proceedings of ICATPN, vol. 91, pp. 182\u2013205 (1991)"},{"key":"7_CR2","unstructured":"Nvidia Corporation. CUDA. http:\/\/www.nvidia.com\/object\/cuda_home_new.html"},{"key":"7_CR3","unstructured":"Nvidia Corporation. CUDA. Best practice guide version 8.0.61 (2017)"},{"key":"7_CR4","unstructured":"Corporation, Nvidia: CUDA. C programming guide version 7.5 (2017)"},{"key":"7_CR5","unstructured":"Duvanenko, V.J.: Algorithm improvement through performance measurement (2009). http:\/\/www.drdobbs.com\/architecture-and-design\/algorithm-improvement-through-performanc\/220000504"},{"key":"7_CR6","unstructured":"Grama, A.: Introduction to Parallel Computing. Pearson Education, London (2003)"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Hong, S., Kim, H.: An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness. In: ACM SIGARCH Computer Architecture News, vol. 37, pp. 152\u2013163. ACM (2009)","DOI":"10.1145\/1555754.1555775"},{"key":"7_CR8","unstructured":"Hwang, K., Jotwani, N.: Advanced Computer Architecture, 3rd edn. McGraw-Hill Education, New York (2011)"},{"issue":"1","key":"7_CR9","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1016\/0304-3975(93)90238-O","volume":"112","author":"R Janicki","year":"1993","unstructured":"Janicki, R., Koutny, M.: Structure of concurrency. Theoret. Comput. Sci. 112(1), 5\u201352 (1993)","journal-title":"Theoret. Comput. Sci."},{"key":"7_CR10","doi-asserted-by":"publisher","DOI":"10.1007\/b95112","volume-title":"Coloured Petri Nets - Modelling and Validation of Concurrent Systems","author":"K Jensen","year":"2009","unstructured":"Jensen, K., Kristensen, L.M.: Coloured Petri Nets - Modelling and Validation of Concurrent Systems. Springer, Heidelberg (2009). https:\/\/doi.org\/10.1007\/b95112"},{"key":"7_CR11","unstructured":"Luebke, D., Owens, J., Roberts, M., Lee, C.-H.: Intro to Parallel Programming - Online Course. Nvidia Corporation, Santa Clara"},{"key":"7_CR12","doi-asserted-by":"publisher","first-page":"202","DOI":"10.1016\/j.future.2013.06.020","volume":"30","author":"Lin Ma","year":"2014","unstructured":"Ma, L., Agrawal, K., Chamberlain, R.D.: A memory access model for highly-threaded many-core architectures. Future Gen. Comput. Syst. 30, 202\u2013215 (2014)","journal-title":"Future Generation Computer Systems"},{"key":"7_CR13","doi-asserted-by":"crossref","unstructured":"Ma, L., Chamberlain, R.D., Agrawal, K.: Performance modeling for highly-threaded many-core GPUs. In: 2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 84\u201391. IEEE (2014)","DOI":"10.1109\/ASAP.2014.6868641"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Madougou, S., Varbanescu, A.L., de Laat, C.: Using colored petri nets for GPGPU performance modeling. In: Proceedings of the ACM International Conference on Computing Frontiers, pp. 240\u2013249. ACM (2016)","DOI":"10.1145\/2903150.2903167"},{"key":"7_CR15","unstructured":"Mukherjee, R.: A performance prediction model for the CUDA GPGPU platform. Ph.D. thesis, International Institute of Information Technology Hyderabad, India (2010)"},{"issue":"4","key":"7_CR16","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/5.24143","volume":"77","author":"T Murata","year":"1989","unstructured":"Murata, T.: Petri nets: properties, analysis and applications. Proc. IEEE 77(4), 541\u2013580 (1989)","journal-title":"Proc. IEEE"},{"key":"7_CR17","unstructured":"Patterson, D.A.: Computer Architecture: A Quantitative Approach. Elsevier, Amsterdam (2011)"},{"key":"7_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"450","DOI":"10.1007\/3-540-44919-1_28","volume-title":"Applications and Theory of Petri Nets 2003","author":"AV Ratzer","year":"2003","unstructured":"Ratzer, A.V., et al.: CPN tools for editing, simulating, and analysing coloured petri nets. In: van der Aalst, W.M.P., Best, E. (eds.) ICATPN 2003. LNCS, vol. 2679, pp. 450\u2013462. Springer, Heidelberg (2003). https:\/\/doi.org\/10.1007\/3-540-44919-1_28"},{"key":"7_CR19","unstructured":"Reisig, W.: Petri Nets: An Introduction, vol. 4. Springer, Heidelberg (2012)"},{"key":"7_CR20","doi-asserted-by":"crossref","unstructured":"Satish, N., Harris, M., Garland, M.: Designing efficient sorting algorithms for manycore GPUs. In: IEEE International Symposium on Parallel & Distributed Processing, IPDPS 2009, pp. 1\u201310. IEEE (2009)","DOI":"10.1109\/IPDPS.2009.5161005"},{"key":"7_CR21","unstructured":"Seward, H.E.: Information sorting in the application of electronic digital computers to business operations, Master Thesis, MIT (1954)"},{"key":"7_CR22","doi-asserted-by":"crossref","unstructured":"Shuaiwen, S., Chunyi, S., Barry, R., Kirk, C.: A simplified and accurate model of power-performance efficiency on emergent GPU architecure. In: 2013 IEEE 27th International Symposium on Parallel & Distributed Processing (IPDPS), pp. 673\u2013686 (2013)","DOI":"10.1109\/IPDPS.2013.73"},{"key":"7_CR23","unstructured":"Storti, D., Yurtoglu, M.: CUDA for Engineers: An Introduction to High-performance Parallel Computing. Addison-Wesley Professional, Boston (2015)"},{"key":"7_CR24","unstructured":"Westergaard, M., (Eric) Verbeek, H.M.W.: CPN Tools official webpage. Eindhoven University of Technology"},{"issue":"4","key":"7_CR25","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1145\/1498765.1498785","volume":"52","author":"S Williams","year":"2009","unstructured":"Williams, S., Waterman, A., Patterson, D.: Roofline: an insightful visual performance model for multicore architectures. Commun. ACM 52(4), 65\u201376 (2009)","journal-title":"Commun. ACM"},{"key":"7_CR26","unstructured":"Cheng, S.-T., Hung, Y.: Estimation of job execution time in mapreduce framework over GPU clusters. In: The Fifth International Conference on Performance, Safety and Robustness in Complex Systems and Applications, PESARO 2015 (2015)"}],"container-title":["Lecture Notes in Computer Science","Transactions on Petri Nets and Other Models of Concurrency XIII"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-58381-4_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T04:15:00Z","timestamp":1775276100000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-58381-4_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783662583807","9783662583814"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-58381-4_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}