{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T19:40:52Z","timestamp":1742931652400,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662588338"},{"type":"electronic","value":"9783662588345"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-662-58834-5_3","type":"book-chapter","created":{"date-parts":[[2019,2,22]],"date-time":"2019-02-22T12:12:05Z","timestamp":1550837525000},"page":"39-58","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Circular Buffers with Multiple Overlapping Windows for Cyclic Task Graphs"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0806-4845","authenticated-orcid":false,"given":"Tjerk","family":"Bijlsma","sequence":"first","affiliation":[]},{"given":"Marco J. G.","family":"Bekooij","sequence":"additional","affiliation":[]},{"given":"Gerard J. M.","family":"Smit","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,2,23]]},"reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal, A., et al.: The MIT Alewife machine: architecture and performance. In: Proceedings of the International Symposium on Computer Architecture (ISCA), pp. 2\u201313. ACM, New York (1995)","DOI":"10.1145\/223982.223985"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Alverson, R., et al.: The Tera computer system. In: International Conference on Supercomputing (ICS), pp. 1\u20136. ACM, New York (1990)","DOI":"10.1145\/77726.255132"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Bijlsma, T., Bekooij, M.J.G., Smit, G.J.M.: Inter-task communication via overlapping read and write windows for deadlock-free execution of cyclic task graphs. In: Proceedings of the International Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), pp. 140\u2013148. IEEE Computer Society, Los Alamitos, July 2009","DOI":"10.1109\/ICSAMOS.2009.5289225"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Bijlsma, T., et al.: Communication between nested loop programs via circular buffers in an embedded multiprocessor system. In: Proceedings of the International Workshop on Software and Compilers for Embedded Systems (SCOPES), pp. 33\u201342. ACM, New York (2008)","DOI":"10.1145\/1361096.1361104"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"van den Brand, J.W., Bekooij, M.J.G.: Streaming consistency: a model for efficient MPSoC design. In: Proceedings of the Euromicro Symposium on Digital System Design (DSD), pp. 27\u201334. IEEE Computer Society, Washington (2007)","DOI":"10.1109\/DSD.2007.4341446"},{"key":"3_CR6","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"DE Culler","year":"1999","unstructured":"Culler, D.E., Gupta, A., Singh, J.P.: Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann, San Francisco (1999)"},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"Gharachorloo, K., et al.: Memory consistency and event ordering in scalable shared-memory multiprocessors. In: Proceedings of the International Symposium on Computer Architecture (ISCA), pp. 15\u201326. ACM, New York (1990)","DOI":"10.1145\/325096.325102"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Huang, K., Gr\u00fcnert, D., Thiele, L.: Windowed FIFOs for FPGA-based multiprocessor systems. In: Proceedings of the International Conference on Application-Specific Systems, Architectures, and Processors (ASAP), pp. 36\u201342. IEEE Computer Society, Los Alamitos (2007)","DOI":"10.1109\/ASAP.2007.4429955"},{"issue":"5","key":"3_CR9","doi-asserted-by":"publisher","first-page":"773","DOI":"10.1109\/5.381846","volume":"83","author":"EA Lee","year":"1995","unstructured":"Lee, E.A., Parks, T.M.: Dataflow process networks. Proc. IEEE 83(5), 773\u2013801 (1995)","journal-title":"Proc. IEEE"},{"issue":"4","key":"3_CR10","first-page":"576","volume":"30","author":"J Oh","year":"2008","unstructured":"Oh, J., et al.: Exploiting thread-level parallelism in lockstep execution by partially duplicating a single pipeline. Electron. Telecommun. Res. Inst. (ETRI) J. 30(4), 576\u2013586 (2008)","journal-title":"Electron. Telecommun. Res. Inst. (ETRI) J."},{"key":"3_CR11","unstructured":"Turjan, A., Kienhuis, B., Deprettere, E.F.: Realizations of the extended linearization model in the Compaan tool chain. In: Proceedings of the International Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), pp. 1\u201324 (2002)"},{"key":"3_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1007\/978-3-540-30113-4_6","volume-title":"Software and Compilers for Embedded Systems","author":"A Turjan","year":"2004","unstructured":"Turjan, A., Kienhuis, B., Deprettere, E.: An integer linear programming approach to classify the communication in process networks. In: Schepers, H. (ed.) SCOPES 2004. LNCS, vol. 3199, pp. 62\u201376. Springer, Heidelberg (2004). https:\/\/doi.org\/10.1007\/978-3-540-30113-4_6"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Turjan, A., Kienhuis, B., Deprettere, E.F.: Translating affine nested-loop programs to process networks. In: Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES), pp. 220\u2013229. ACM, New York (2004)","DOI":"10.1145\/1023833.1023864"},{"issue":"1","key":"3_CR14","first-page":"1","volume":"2007","author":"S Verdoolaege","year":"2007","unstructured":"Verdoolaege, S., Nikolov, H., Stefanov, T.: PN: a tool for improved derivation of process networks. EURASIP J. Adv. Sig. Process. 2007(1), 1\u201313 (2007)","journal-title":"EURASIP J. Adv. Sig. Process."},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"van der Wolf, P., et al.: Design and programming of embedded multiprocessors: an interface-centric approach. In: Proceedings of the International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS), pp. 206\u2013217. ACM, New York (2004)","DOI":"10.1145\/1016720.1016771"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers V"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-58834-5_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,12]],"date-time":"2022-09-12T11:20:42Z","timestamp":1662981642000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-58834-5_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783662588338","9783662588345"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-58834-5_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"23 February 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}