{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,16]],"date-time":"2025-04-16T04:21:58Z","timestamp":1744777318561,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783662664902"},{"type":"electronic","value":"9783662664919"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-662-66491-9_1","type":"book-chapter","created":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T02:36:12Z","timestamp":1672540572000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Degradable Self-restructuring of\u00a0Processor Arrays by\u00a0Direct Spare Replacement"],"prefix":"10.1007","author":[{"given":"Itsuo","family":"Takanami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaru","family":"Fukushi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,1,1]]},"reference":[{"issue":"12","key":"1_CR1","doi-asserted-by":"publisher","first-page":"1955","DOI":"10.1109\/5.192075","volume":"80","author":"LW Schaper","year":"1992","unstructured":"Schaper, L.W.: Design of multichip modules. Proc. IEEE 80(12), 1955\u20131964 (1992)","journal-title":"Proc. IEEE"},{"issue":"8","key":"1_CR2","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1149\/1.2982850","volume":"16","author":"K Okamoto","year":"2008","unstructured":"Okamoto, K.: Importance of wafer bonding for the future hype-miniaturized CMOS devices. ECS Trans. 16(8), 15\u201329 (2008)","journal-title":"ECS Trans."},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th Design Automation Conference, pp. 684\u2013689, March 2001","DOI":"10.1145\/378239.379048"},{"issue":"4","key":"1_CR4","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1109\/12.21143","volume":"38","author":"SY Kung","year":"1989","unstructured":"Kung, S.Y., Jean, S.N., Chang, C.W.: Fault-tolerant array processors using single-track switches. IEEE Trans. Comput. 38(4), 501\u2013514 (1989)","journal-title":"IEEE Trans. Comput."},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Mangir, T.E., Avizienis, A.: Fault-tolerant design for VLSI: effect of interconnection requirements on yield improvement of VLSI designs. IEEE Trans. Comput. c-31(7), 609\u2013615 (1982)","DOI":"10.1109\/TC.1982.1676058"},{"key":"1_CR6","series-title":"MIT Press Series in Computer Systems","volume-title":"Fault-Tolerance Through Reconfiguration of VLSI and WSI Arrays","author":"R Negrini","year":"1989","unstructured":"Negrini, R., Sami, M.G., Stefanelli, R.: Fault-Tolerance Through Reconfiguration of VLSI and WSI Arrays. MIT Press Series in Computer Systems, MIT Press, Cambridge (1989)"},{"issue":"7","key":"1_CR7","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1109\/2.56854","volume":"23","author":"I Koren","year":"1990","unstructured":"Koren, I., Singh, A.D.: Fault tolerance in VLSI circuits. IEEE Comput. 23(7), 73\u201383 (1990)","journal-title":"IEEE Comput."},{"issue":"4","key":"1_CR8","doi-asserted-by":"publisher","first-page":"480","DOI":"10.1109\/12.54841","volume":"39","author":"VP Roychowdhury","year":"1989","unstructured":"Roychowdhury, V.P., Bruck, J., Kailath, T.: Efficient algorithms for reconstruction in VLSI\/WSI array. IEEE Trans. Comput. 39(4), 480\u2013489 (1989)","journal-title":"IEEE Trans. Comput."},{"issue":"11","key":"1_CR9","doi-asserted-by":"publisher","first-page":"1281","DOI":"10.1109\/12.247834","volume":"42","author":"TA Varvarigou","year":"1993","unstructured":"Varvarigou, T.A., Roychowdhury, V.P., Kailath, T.: Reconfiguring processor arrays using multiple-track models: the 3-tracks-1-spare-approach. IEEE Trans. Comput. 42(11), 1281\u20131293 (1993)","journal-title":"IEEE Trans. Comput."},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Fukushi, M., Fukushima, Y., Horiguchi, S.: A genetic approach for the reconfiguration of degradable processor arrays. In: IEEE 20th International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 63\u201371, October 2005","DOI":"10.1109\/DFTVS.2005.7"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Fukushima, Y., Fukushi, M., Horiguchi, S.: An improved reconfiguration method for degradable processor arrays using genetic algorithm. In: IEEE 21st International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 353\u2013361, October 2006","DOI":"10.1109\/DFT.2006.15"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"Wu, J., Zhu, L., He, P., Jiang, G.: Reconfigurations for processor arrays with faulty switches and links. In: 15th IEEE\/ACM International Symposium on Cluster, Cloud and Grid Computing, pp. 141\u2013148 (2015)","DOI":"10.1109\/CCGrid.2015.47"},{"issue":"12","key":"1_CR13","doi-asserted-by":"publisher","first-page":"3575","DOI":"10.1109\/TPDS.2016.2539958","volume":"27","author":"J Qian","year":"2016","unstructured":"Qian, J., Zhou, Z., Gu, T., Zhao, L., Chang, L.: Optimal reconfiguration of high-performance VLSI subarrays with network flow. IEEE Trans. Parallel Distrib. Syst. 27(12), 3575\u20133587 (2016)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"1_CR14","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1016\/j.vlsi.2021.04.005","volume":"79","author":"J Qian","year":"2021","unstructured":"Qian, J., Mo, F., Ding, H., Zhou, Z., Zhao, L., Zai, Z.: An improved algorithm for accelerating reconfiguration of VLSI array. Integration VLSI J. 79, 124\u2013132 (2021)","journal-title":"Integration VLSI J."},{"key":"1_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.jpdc.2021.01.003","volume":"151","author":"H Ding","year":"2021","unstructured":"Ding, H., Qian, J., Huang, B., Zhao, L., Zai, Z.: Flexible scheme for reconfiguring 2D mesh-connected VLSI subarrays under row and column rerouting. J. Parallel Distrib. Comput. 151, 1\u201312 (2021)","journal-title":"J. Parallel Distrib. Comput."},{"issue":"10","key":"1_CR16","doi-asserted-by":"publisher","first-page":"1289","DOI":"10.1109\/43.170991","volume":"11","author":"SY Kuo","year":"1992","unstructured":"Kuo, S.Y., Chen, I.Y.: Efficient reconfiguration algorithms for degradable VLSI\/WSI arrays. IEEE Trans. Comput.-Aided Des. 11(10), 1289\u20131300 (1992)","journal-title":"IEEE Trans. Comput.-Aided Des."},{"issue":"10","key":"1_CR17","doi-asserted-by":"publisher","first-page":"1213","DOI":"10.1109\/43.662684","volume":"16","author":"CP Low","year":"1997","unstructured":"Low, C.P., Leong, H.W.: On the reconfiguration of degradable VLSI\/WSI arrays. IEEE Trans. Comput. Aided Des. Integrat. Circ. Syst. 16(10), 1213\u20131221 (1997)","journal-title":"IEEE Trans. Comput. Aided Des. Integrat. Circ. Syst."},{"key":"1_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1007\/978-3-662-50412-3_7","volume-title":"Transactions on Computational Science XXVII","author":"I Takanami","year":"2016","unstructured":"Takanami, I., Horita, T., Akiba, M., Terauchi, M., Kanno, T.: A built-in self-repair circuit for restructuring mesh-connected processor arrays by direct spare replacement. In: Gavrilova, M.L., Tan, C.J.K. (eds.) Transactions on Computational Science XXVII. LNCS, vol. 9570, pp. 97\u2013119. Springer, Heidelberg (2016). https:\/\/doi.org\/10.1007\/978-3-662-50412-3_7"}],"container-title":["Lecture Notes in Computer Science","Transactions on Computational Science XXXIX"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-66491-9_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,11]],"date-time":"2024-10-11T09:39:29Z","timestamp":1728639569000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-662-66491-9_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783662664902","9783662664919"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-662-66491-9_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"1 January 2023","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}