{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T23:10:02Z","timestamp":1746141002999,"version":"3.40.4"},"publisher-location":"New Delhi","reference-count":37,"publisher":"Springer India","isbn-type":[{"type":"print","value":"9788132216018"},{"type":"electronic","value":"9788132216025"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-81-322-1602-5_95","type":"book-chapter","created":{"date-parts":[[2014,2,25]],"date-time":"2014-02-25T12:58:40Z","timestamp":1393333120000},"page":"895-903","source":"Crossref","is-referenced-by-count":0,"title":["Soft Computing Approach for VLSI Mincut Partitioning: The State of the Arts"],"prefix":"10.1007","author":[{"given":"Debasree","family":"Maity","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Indrajit","family":"Saha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ujjwal","family":"Maulik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dariusz","family":"Plewczynski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,2,26]]},"reference":[{"key":"95_CR1","doi-asserted-by":"crossref","unstructured":"Johannes, F.M.: Partitioning of VLSI circuits and systems. In: Proceedings 33rd ACM\/IEEE International Conference on Design Automation, pp. 83\u201387 (1996).","DOI":"10.1145\/240518.240535"},{"key":"95_CR2","volume-title":"Genetic Algorithms for VLSI Design, Layout and Test Automation Partitioning","author":"P Mazumder","year":"1999","unstructured":"Mazumder, P., Rudnick, E.M.: Genetic Algorithms for VLSI Design, Layout and Test Automation Partitioning. Prentice Hall, New Jercy (1999)"},{"key":"95_CR3","unstructured":"Nan, G.F., Li, M.Q., Kou, J.S.: Two novel encoding strategies based genetic algorithms for circuit partitioning. In: Proceedings of 3rd International Conference on Machine Learning and, Cybernetics 4, pp. 2182\u20132188 (2004)."},{"key":"95_CR4","volume-title":"Algorithms for VLSI Physical Design and Automation","author":"N Sherwani","year":"2005","unstructured":"Sherwani, N.: Algorithms for VLSI Physical Design and Automation, 3rd edn. New Delhi, Springer (India) Private Limited (2005)","edition":"3"},{"key":"95_CR5","doi-asserted-by":"crossref","unstructured":"Bui, T.N., Moon, B.R.: A fast and stable hybrid genetic algorithm for the ratio-cut partitioning problem on hypergraphs. In: proceedings of 31st ACM\/IEEE International Conference on Design Automation, pp. 664\u2013669 (1994).","DOI":"10.1145\/196244.196607"},{"key":"95_CR6","doi-asserted-by":"crossref","unstructured":"Tan, X., Tong, J., Tan, P., Park, N., Lombardi, F.: An efficient multi-way algorithm for balance partitioning of VLSI Circuits. In: Proceedings of International IEEE Conference on Computer Design: VLSI in Computers and Processors, pp. 608\u2013613 (1997).","DOI":"10.1109\/ICCD.1997.628928"},{"issue":"12","key":"95_CR7","doi-asserted-by":"publisher","first-page":"1500","DOI":"10.1109\/12.260640","volume":"42","author":"LA Sanchis","year":"1993","unstructured":"Sanchis, L.A.: Multiple-way network partitioning with different cost functions. IEEE Trans. Comput. 42(12), 1500\u20131504 (1993)","journal-title":"IEEE Trans. Comput."},{"key":"95_CR8","doi-asserted-by":"crossref","unstructured":"Alpert, C.J.: The ISPD98 circuit benchmark suite. In: Proceedings of International Symposium on Physical Design, pp. 80\u201385 (1998).","DOI":"10.1145\/274535.274546"},{"issue":"1\u20132","key":"95_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/0167-9260(95)00008-4","volume":"19","author":"CJ Alpert","year":"1995","unstructured":"Alpert, C.J., Khang, A.B.: Recent directions in netlist partitioning: a survey. Integr. VLSI J. 19(1\u20132), 1\u201381 (1995)","journal-title":"Integr. VLSI J."},{"issue":"5","key":"95_CR10","doi-asserted-by":"publisher","first-page":"438","DOI":"10.1109\/TC.1984.1676460","volume":"33","author":"B Krishnamurthy","year":"1984","unstructured":"Krishnamurthy, B.: An improved min-cut algorithm for partitioning VLSI networks. IEEE Trans. Comput 33(5), 438\u2013446 (1984)","journal-title":"IEEE Trans. Comput"},{"issue":"7","key":"95_CR11","doi-asserted-by":"publisher","first-page":"841","DOI":"10.1109\/12.508322","volume":"45","author":"TN Bui","year":"1996","unstructured":"Bui, T.N., Moon, B.R.: Genetic algorithm and graph partitioning. IEEE Trans. Comput. 45(7), 841\u2013855 (1996)","journal-title":"IEEE Trans. Comput."},{"key":"95_CR12","doi-asserted-by":"crossref","unstructured":"Andreev, K., Racke, H.: Balanced graph partitioning. In: Proceedings of 16th International Annual ACM Symposium on Parallelism in Algorithms and Architectures, pp. 120\u2013124 (2004).","DOI":"10.1145\/1007912.1007931"},{"issue":"2","key":"95_CR13","doi-asserted-by":"publisher","first-page":"196","DOI":"10.7763\/IJCEE.2010.V2.136","volume":"2","author":"SS Gill","year":"2010","unstructured":"Gill, S.S., Chandel, R., Chandel, A.: Genetic algorithm based approach to circuit partitioning. Int. J. Comput. Electr. Eng. 2(2), 196\u2013201 (2010)","journal-title":"Int. J. Comput. Electr. Eng."},{"key":"95_CR14","doi-asserted-by":"crossref","unstructured":"Chambers, L.D.: Practical Handbook of Genetic Algorithms. CRC Press, Inc. Boca Raton(1995).","DOI":"10.1201\/9781420050073"},{"issue":"1\u20132","key":"95_CR15","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1016\/S0167-9260(03)00032-4","volume":"36","author":"X Jiang","year":"2003","unstructured":"Jiang, X., Shen, X., Zhang, T., Liu, H.: An improved circuit-partitioning algorithm based on min-cut equivalence relation. Integr. VLSI J. 36(1\u20132), 55\u201368 (2003)","journal-title":"Integr. VLSI J."},{"key":"95_CR16","doi-asserted-by":"crossref","unstructured":"Alpert, C.J., Huang, J.H., Khang, A.B.: Multilevel circuit partitioning. In: proceedings of 34th ACM\/IEEE International Conference on Design Automation, pp. 530\u2013533 (1997).","DOI":"10.1145\/266021.266275"},{"key":"95_CR17","doi-asserted-by":"crossref","unstructured":"Fiduccia, C.M., Mattheyses, R.M.: A linear time heuristic for improving network partitions. In: Proceedings of 19th International Conference on Design Automation, pp. 175\u2013181 (1982).","DOI":"10.1109\/DAC.1982.1585498"},{"issue":"12","key":"95_CR18","first-page":"1533","volume":"15","author":"H Yang","year":"1996","unstructured":"Yang, H., Wong, D.F.: Efficient network flow based min-cut balanced partitioning. Proceedings of IEEE\/ACM International Conference on Computer-Aided Design 15(12), 1533\u20131540 (1996)","journal-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design"},{"issue":"1","key":"95_CR19","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/43.673632","volume":"17","author":"H Liu","year":"1998","unstructured":"Liu, H., Wong, D.F.: Network-flow-based multiway partitioning with area and pin constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(1), 50\u201359 (1998)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"95_CR20","doi-asserted-by":"crossref","unstructured":"Slowik, A., Bialko, M.: Partitioning of VLSI circuits on subcircuits with minimal number of connections using evolutionary algorithm. In: Proceedings of International Conference AISC, pp. 470\u2013478(2006).","DOI":"10.1007\/11785231_50"},{"key":"95_CR21","unstructured":"Goldberg, D.E., Lingle, R.,: Alleles, loci and the TSP. In: Proceedings of International Conference on Genetic Algorithms, pp. 154\u2013159 (1985)."},{"key":"95_CR22","first-page":"890","volume":"28","author":"SS Gill","year":"2009","unstructured":"Gill, S.S., Chandel, R., Chandel, A.: Comparative study of ant colony and genetic algorithms for VLSI circuit partitioning. Eng. Tech. 28, 890\u2013894 (2009)","journal-title":"Eng. Tech."},{"issue":"3","key":"95_CR23","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1016\/j.engappai.2005.09.008","volume":"19","author":"SM Sait","year":"2005","unstructured":"Sait, S.M., El-Maleh, A.H., Al-Abaji, R.H.: Evolutionary algorithms for VLSI multi-objective netlist partitioning. Eng. Appl. Artif. Intell. 19(3), 257\u2013268 (2005)","journal-title":"Eng. Appl. Artif. Intell."},{"key":"95_CR24","unstructured":"Peng, S., Chen, G.L., Guo, W.Z.: A discrete PSO for partitioning in VLSI circuit. In: Proceedings of International Conference on Computational Intelligence and, Software Engineering, pp. 1\u20134 (2009)."},{"key":"95_CR25","unstructured":"Kolar, D., Puksec, J.D., Branica, I.: VLSI circuit partitioning using simulated annealing algorithm. In: Proceedings of IEEE Melecon, pp. 12\u201315 (2004)."},{"key":"95_CR26","doi-asserted-by":"crossref","unstructured":"Lodha, S.K., Bhatia, D.: Bipartitioning circuits using TABU search. In: Proceedings of 11th IEEE Annual International Conference on ASIC, pp. 223\u2013227 (1998).","DOI":"10.1109\/ASIC.1998.722909"},{"key":"95_CR27","doi-asserted-by":"crossref","unstructured":"Rajaraman, R., Wong, D.F.: Optimal clustering for delay minimization. In: Proceedings of 30th ACM\/IEEE International Conference on Design Automation, pp. 309\u2013314 (1993).","DOI":"10.1145\/157485.164907"},{"issue":"9","key":"95_CR28","doi-asserted-by":"publisher","first-page":"976","DOI":"10.1109\/43.658566","volume":"16","author":"H Yang","year":"1997","unstructured":"Yang, H., Wong, D.F.: Circuit clustering for delay minimization under area and pin constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 16(9), 976\u2013986 (1997)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"6","key":"95_CR29","doi-asserted-by":"publisher","first-page":"298","DOI":"10.1109\/43.766729","volume":"18","author":"H Vaishnav","year":"1999","unstructured":"Vaishnav, H., Pedram, M.: Delay optimal partitioning targeting low power VLSI circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 18(6), 298\u2013301 (1999)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"11","key":"95_CR30","doi-asserted-by":"publisher","first-page":"1175","DOI":"10.1109\/43.736190","volume":"17","author":"H Yang","year":"1998","unstructured":"Yang, H., Wong, D.F.: Optimal min-area min-cut replication in partitioned circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(11), 1175\u20131183 (1998)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"95_CR31","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1016\/S0952-1976(98)80005-5","volume":"11","author":"CK Kim","year":"1998","unstructured":"Kim, C.K., Moon, B.R.: Dynamic embedding for genetic VLSI circuit partitioning. Eng. Appl. Artif. Intell. 11(1), 67\u201376 (1998)","journal-title":"Eng. Appl. Artif. Intell."},{"key":"95_CR32","unstructured":"Esbensen, H., Mazumder, P.: SAGA: A unification of the genetic algorithm with simulated annealing and its applictaion to macro-cell placement. In: Proceedings of 7th International Conference on, VLSI Design, pp. 211\u2013214 (1992)."},{"issue":"4","key":"95_CR33","doi-asserted-by":"publisher","first-page":"483","DOI":"10.1109\/43.75631","volume":"10","author":"JP Cohoon","year":"1991","unstructured":"Cohoon, J.P., Hegde, S.E., Martin, W.N., Richards, D.S.: Distributed genetic algorithms for the floorplan design problem. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 10(4), 483\u2013492 (1991)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"95_CR34","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1162\/evco.1993.1.4.293","volume":"1","author":"J Lienig","year":"1993","unstructured":"Lienig, J., Thulasiraman, K.: A genetic algorithm for channel routing in VLSI circuits. Evol. Comput. 1(4), 293\u2013311 (1993)","journal-title":"Evol. Comput."},{"key":"95_CR35","doi-asserted-by":"crossref","unstructured":"Schnecke, V., Vornberger, O.: An adaptive parallel genetic algorithm for VLSI layout optimization. In: Proceedings of 4th International Conference on Parallel Problem Solving from Nature III, pp. 859\u2013868 (1996).","DOI":"10.1007\/3-540-61723-X_1049"},{"issue":"9","key":"95_CR36","doi-asserted-by":"publisher","first-page":"2135","DOI":"10.1016\/j.patcog.2009.01.011","volume":"42","author":"U Maulik","year":"2009","unstructured":"Maulik, U., Saha, I.: Modified differential evolution based fuzzy clustering for pixel classification in remote sensing imagery. Pattern Recognit. 42(9), 2135\u20132149 (2009)","journal-title":"Pattern Recognit."},{"issue":"2","key":"95_CR37","doi-asserted-by":"publisher","first-page":"2765","DOI":"10.1016\/j.asoc.2010.11.007","volume":"11","author":"I Saha","year":"2011","unstructured":"Saha, I., Maulik, U., Plewczynski, D.: A new multi-objective technique for differential fuzzy clustering. Appl. Soft Comput. 11(2), 2765\u20132776 (2011)","journal-title":"Appl. Soft Comput."}],"container-title":["Advances in Intelligent Systems and Computing","Proceedings of the Second International Conference on Soft Computing for Problem Solving (SocProS 2012), December 28-30, 2012"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-81-322-1602-5_95","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T22:49:13Z","timestamp":1746139753000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-81-322-1602-5_95"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9788132216018","9788132216025"],"references-count":37,"URL":"https:\/\/doi.org\/10.1007\/978-81-322-1602-5_95","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2014]]}}}