{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T17:31:55Z","timestamp":1743010315497,"version":"3.40.3"},"publisher-location":"New Delhi","reference-count":9,"publisher":"Springer India","isbn-type":[{"type":"print","value":"9788132216643"},{"type":"electronic","value":"9788132216650"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-81-322-1665-0_25","type":"book-chapter","created":{"date-parts":[[2013,12,17]],"date-time":"2013-12-17T10:47:18Z","timestamp":1387277238000},"page":"259-266","source":"Crossref","is-referenced-by-count":1,"title":["Design and Evaluation of N-Module Reconfigurable Systems"],"prefix":"10.1007","author":[{"given":"Kunal Yogeshkumar","family":"Parikh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Manikandan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V. K.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"25_CR1","doi-asserted-by":"crossref","unstructured":"Lie, W., Feng Yan, W.: Dynamic partial reconfiguration in FPGAs. Third International Symposium on Intelligent Information Technology Application IEEE (2009)","DOI":"10.1109\/IITA.2009.334"},{"issue":"2","key":"25_CR2","doi-asserted-by":"publisher","first-page":"438","DOI":"10.1109\/JPROC.2006.888404","volume":"95","author":"J Becker","year":"2007","unstructured":"Becker, J., Hubner, M., Hettich, G., Constapel, R., Eisenmann, J., Luka, J.: Dynamic and partial FPGA exploitation. Proc. IEEE 95(2), 438\u2013452 (2007)","journal-title":"Proc. IEEE"},{"key":"25_CR3","unstructured":"EDK MicroBlaze Tutorial from Xilinx Inc., Version 2.0, 9\/2003"},{"key":"25_CR4","unstructured":"Partial Reconfiguration of a Processor Peripheral Tutorial: PlanAhead Design Tool from Xilinx Inc. UG744, Version 14.1, Apr 2012"},{"key":"25_CR5","unstructured":"Virtex-5 FPGA Data Sheet Product Specification from Xilinx Inc., DS202, Version 5.3, May 2010"},{"key":"25_CR6","unstructured":"ML505\/ML506\/ML507 Evaluation Platform User Guide from Xilinx Inc., UG347, Version 3.1.2, May 2011"},{"key":"25_CR7","unstructured":"David Dye, White Paper: Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite, WP374, Version 1.2, 30 May 2012"},{"key":"25_CR8","unstructured":"EDK Concepts Tools and Techniques from Xilinx Inc., UG683, Version 13.2, July 2011"},{"key":"25_CR9","unstructured":"Partial Reconfiguration User Guide from Xilinx Inc., UG702, Version 14.2, July 2012"}],"container-title":["Advances in Intelligent Systems and Computing","Intelligent Computing, Networking, and Informatics"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-81-322-1665-0_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T10:07:46Z","timestamp":1605607666000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-81-322-1665-0_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9788132216643","9788132216650"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-81-322-1665-0_25","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2014]]}}}