{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T17:20:26Z","timestamp":1743009626589,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":33,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048134847"},{"type":"electronic","value":"9789048134854"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-90-481-3485-4_15","type":"book-chapter","created":{"date-parts":[[2010,2,9]],"date-time":"2010-02-09T18:47:34Z","timestamp":1265741254000},"page":"315-334","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Dynamically Reconfigurable Systems for\u00a0Wireless Sensor Networks"],"prefix":"10.1007","author":[{"given":"Heiko","family":"Hinkelmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Zipf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,2,10]]},"reference":[{"key":"15_CR1","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1109\/MCOM.2002.1024422","volume":"40","author":"I. Akyildiz","year":"2002","unstructured":"Akyildiz, I., Su, W., Sankarasubramaniam, Y., Cayirci, E.: A survey on sensor networks. IEEE Commun. Mag. 40, 102\u2013114 (2002)","journal-title":"IEEE Commun. Mag."},{"key":"15_CR2","unstructured":"Atmel: ATmega103 Datasheet Rev.0945I-AVR-02\/07. http:\/\/www.atmel.com"},{"issue":"1","key":"15_CR3","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1007\/s11265-005-4936-4","volume":"40","author":"H. Blume","year":"2005","unstructured":"Blume, H., Feldkaemper, H.T., Noll, T.G.: Model-based exploration of the design space for heterogeneous systems on chip. J. VLSI Signal Process. Syst. 40(1), 19\u201334 (2005)","journal-title":"J. VLSI Signal Process. Syst."},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Chou, Y., Pillai, P., Schmit, H., Shen, J.: PipeRench implementation of the instruction path coprocessor. In: Proc. Intl. Symp. on Microarchitecture, pp. 147\u2013158 (2000)","DOI":"10.1145\/360128.360144"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Cronquist, D., Franklin, P., Fisher, C., Figueroa, M., Ebeling, C.: Architecture design of reconfigurable pipelined datapaths. In: Conf. on Advanced Research in VLSI, pp. 23\u201340 (1999)","DOI":"10.1109\/ARVLSI.1999.756035"},{"key":"15_CR6","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","volume-title":"The Design of Rijndael: AES\u2014the Advanced Encryption Standard","author":"J. Daemen","year":"2002","unstructured":"Daemen, J., Rijmen, V.: The Design of Rijndael: AES\u2014the Advanced Encryption Standard. Springer, Berlin (2002)"},{"key":"15_CR7","unstructured":"Estrin, D., Girod, L., Srivastava, G.P.M.: Instrumenting the world with wireless sensor networks. In: Proc. Intl. Conf. on Acoustics, Speech and Signal Processing (2001)"},{"key":"15_CR8","unstructured":"Gaisler, J.: LEON2 Processor User\u2019s Manual, Version 1.0.21 XST Edition, Gaisler Research. http:\/\/www.gaisler.com (2003)"},{"key":"15_CR9","doi-asserted-by":"publisher","first-page":"1107","DOI":"10.1109\/43.775631","volume":"18","author":"S. Hauck","year":"1999","unstructured":"Hauck, S., Li, Z., Schwabe, E.: Configuration compression for the Xilinx XC6200 FPGA. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 18, 1107\u20131113 (1999)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"15_CR10","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/MM.2002.1134340","volume":"22","author":"J. Hill","year":"2002","unstructured":"Hill, J., Culler, D.: Mica: a wireless platform for deeply embedded networks. MICRO, IEEE 22, 12\u201324 (2002)","journal-title":"MICRO, IEEE"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Hinkelmann, H., Zipf, P., Glesner, M.: A domain-specific dynamically reconfigurable hardware platform for wireless sensor networks. In: Proc. Intl. Conf. on Field-Programmable Technology, pp. 313\u2013316 (2007)","DOI":"10.1109\/FPT.2007.4439274"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Hinkelmann, H., Reinhardt, A., Glesner, M.: A methodology for wireless sensor network prototyping with sophisticated debugging support. In: Proc. 19th IEEE\/IFIP Intl. Symp. on Rapid System Prototyping, pp. 82\u201388 (2008)","DOI":"10.1109\/RSP.2008.13"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"Hinkelmann, H., Reinhardt, A., Varyani, S., Glesner, M.: A reconfigurable prototyping platform for smart sensor networks. In: Proc. IV Southern Conference on Programmable Logic, pp. 125\u2013130 (2008)","DOI":"10.1109\/SPL.2008.4547743"},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"Hinkelmann, H., Zipf, P., Glesner, M.: A scalable reconfiguration mechanism for fast dynamic reconfiguration. In: Proc. Intl. Conf. on Field-Programmable Technology, pp. 145\u2013152 (2008)","DOI":"10.1109\/FPT.2008.4762377"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Hinkelmann, H., Zipf, P., Glesner, M., Alles, M., Vogt, T., Wehn, N., Kappen, G., Noll, T.G.: SPP1148 booth: Application-specific reconfigurable processors. In: Proc. 18th Intl. Conf. on Field Programmable Logic and Applications, p. 350 (2008)","DOI":"10.1109\/FPL.2008.4629958"},{"key":"15_CR16","doi-asserted-by":"crossref","unstructured":"Hinkelmann, H., Zipf, P., Glesner, M.: Design and evaluation of an energy-efficient dynamically reconfigurable architecture for wireless sensor nodes. In: Proc. 19th Intl. Conf. on Field Programmable Logic and Applications (2009)","DOI":"10.1109\/FPL.2009.5272268"},{"key":"15_CR17","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1016\/j.micpro.2008.08.003","volume":"33","author":"H. Hinkelmann","year":"2009","unstructured":"Hinkelmann, H., Zipf, P., Li, J., Liu, G., Glesner, M.: On the design of reconfigurable multipliers for integer and Galois field multiplication. Microprocess. Microsyst. 33, 2\u201312 (2009)","journal-title":"Microprocess. Microsyst."},{"key":"15_CR18","unstructured":"IEEE Std: 802.15.4 Part 15.4: Wireless medium access control (MAC) and physical layer (PHY) specifications for low-rate wireless personal are networks (LR-WPANs) (2003)"},{"issue":"11","key":"15_CR19","doi-asserted-by":"publisher","first-page":"1876","DOI":"10.1109\/JSSC.2003.818292","volume":"38","author":"A. Lodi","year":"2003","unstructured":"Lodi, A., Toma, M., Campi, F., Capelli, A., Canegallo, R., Guerrieri, R.: A VLIW processor with reconfigurable instruction set for embedded applications. IEEE J.\u00a0Solid-State Circuits 38(11), 1876\u20131886 (2003)","journal-title":"IEEE J.\u00a0Solid-State Circuits"},{"key":"15_CR20","doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., De Man, H., Lauwereins, R.: ADRES: an architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In: Proc. 13th Intl. Conf. on Field Programmable Logic and Applications (FPL) (2003)","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"15_CR21","unstructured":"Moteiv Corporation: Tmote Sky Datasheet: Ultra low power IEEE802.15.4 compliant wireless sensor module. http:\/\/www.moteiv.com (2006)"},{"key":"15_CR22","unstructured":"PACT XPP Technologies: XPP-III Processor Overview\u2014White Paper, Version 2.0 (2006)"},{"key":"15_CR23","unstructured":"Pionteck, T.: Dynamisch rekonfigurierbare Architekturen f\u00fcr das digitale Basisband und f\u00fcr die Sicherungsschicht drahtloser Netzwerke. Dissertation, Technische Universit\u00e4t Darmstadt (2005)"},{"key":"15_CR24","unstructured":"Pionteck, T., Staake, T., Stiefmeier, T., Kabulepa, L.D., Glesner, M.: Design of a reconfigurable AES encryption\/decryption engine for mobile terminals. In: Proc. IEEE Intl. Symp. on Circuits and Systems (2004)"},{"key":"15_CR25","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/2.869369","volume":"33","author":"J. Rabaey","year":"2000","unstructured":"Rabaey, J., Ammer, M., da Silva\u00a0Jr., J., Patel, D., Roundy, S.: PicoRadio supports ad hoc ultra-low power wireless networking. Comput. Mag. 33, 42\u201348 (2000)","journal-title":"Comput. Mag."},{"key":"15_CR26","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/MWC.2004.1368897","volume":"11","author":"K. R\u00f6mer","year":"2004","unstructured":"R\u00f6mer, K., Mattern, F.: The design space of wireless sensor networks. IEEE Wirel. Commun. 11, 54\u201361 (2004)","journal-title":"IEEE Wirel. Commun."},{"key":"15_CR27","doi-asserted-by":"crossref","unstructured":"Rullmann, M., Merker, R., Hinkelmann, H., Zipf, P., Glesner, M.: An integrated tool flow to realize runtime-reconfigurable applications on a new class of partial multi-context FPGAs. In: Proc. 19th Intl. Conf. on Field Programmable Logic and Applications (2009)","DOI":"10.1109\/FPL.2009.5272540"},{"key":"15_CR28","doi-asserted-by":"crossref","unstructured":"Schmidt, D., Berning, M., Wehn, N.: Error correction in single-hop wireless sensor networks\u2014a case study. In: IEEE Conf. Design, Automation and Test in Europe (2009)","DOI":"10.1109\/DATE.2009.5090865"},{"key":"15_CR29","volume-title":"Error Control Coding: From Theory to Practice","author":"P. Sweeney","year":"2002","unstructured":"Sweeney, P.: Error Control Coding: From Theory to Practice. Wiley, New York (2002)"},{"key":"15_CR30","doi-asserted-by":"crossref","unstructured":"Trimberger, S., Carberry, D., Johnson, A., Wong, J.: A time-multiplexed FPGA. In: Proc. IEEE Symp. on FPGAs for Custom Computing Machines, pp. 22\u201328 (1997)","DOI":"10.1109\/FPGA.1997.624601"},{"issue":"11","key":"15_CR31","doi-asserted-by":"publisher","first-page":"1363","DOI":"10.1109\/TC.2004.104","volume":"53","author":"S. Vassiliadis","year":"2004","unstructured":"Vassiliadis, S., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., Panainte, E.: The MOLEN polymorphic processor. IEEE Trans. Comput. 53(11), 1363\u20131375 (2004)","journal-title":"IEEE Trans. Comput."},{"key":"15_CR32","unstructured":"Virtual Silicon: 2003 Single-Port SRAM Compiler UMC 0.13\u00a0\u00b5m Datasheet"},{"key":"15_CR33","doi-asserted-by":"crossref","unstructured":"Wittig, R.D., Chow, P.: OneChip: An FPGA processor with reconfigurable logic. In: IEEE Symp. on FPGAs For Custom Computing Machines, pp. 126\u2013135 (1996)","DOI":"10.1109\/FPGA.1996.564773"}],"container-title":["Dynamically Reconfigurable Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-90-481-3485-4_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T03:43:25Z","timestamp":1739850205000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-90-481-3485-4_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9789048134847","9789048134854"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/978-90-481-3485-4_15","relation":{},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"10 February 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}