{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:41:45Z","timestamp":1743043305215,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":19,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048134847"},{"type":"electronic","value":"9789048134854"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-90-481-3485-4_17","type":"book-chapter","created":{"date-parts":[[2010,2,9]],"date-time":"2010-02-09T18:47:34Z","timestamp":1265741254000},"page":"355-374","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["FlexPath NP\u2014Flexible, Dynamically Reconfigurable Processing Paths in Network Processors"],"prefix":"10.1007","author":[{"given":"Rainer","family":"Ohlendorf","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Meitinger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Wild","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,2,10]]},"reference":[{"key":"17_CR1","unstructured":"Agilent: Mixed Packet Size Throughput. http:\/\/advanced.comms.agilent.com\/n2x\/docs\/insight\/2001-08\/TestingTips\/1MxdPktSzThroughput.pdf (2001)"},{"key":"17_CR2","unstructured":"CAIDA: Anonymized OC-48 Traces. https:\/\/data.caida.org\/datasets\/oc48\/oc48-original (2002)"},{"key":"17_CR3","unstructured":"CAIDA: Anonymized 2008 Internet Traces (OC-192), https:\/\/data.caida.org\/datasets\/passive-2008 (2008)"},{"key":"17_CR4","unstructured":"Dittmann, G., Herkersdorf, A.: Network processor load balancing for high-speed links. In: SPECTS 2002, San Diego, CA, USA (2002)"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Govind, S., Govindarajan, R., Kuri, J.: Packet reordering in network processors. In: IPDPS 2007, Long Beach, CA, USA (2007)","DOI":"10.1109\/IPDPS.2007.370287"},{"key":"17_CR6","unstructured":"Herkersdorf, A., Claus, C., Meitinger, M., Ohlendorf, R.: Reconfigurable processing units vs. reconfigurable interconnects. In: Dagstuhl Seminar on Dynamically Reconfigurable Architectures, Dagstuhl Seminar Proceedings 06141, Dagstuhl, Germany (2006)"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"Meitinger, M., Ohlendorf, R., Wild, T., Herkersdorf, A.: A programmable stream processing engine for packet manipulation in network processors. In: ISVLSI 2007, Porto Alegre, Brazil (2007)","DOI":"10.1109\/ISVLSI.2007.16"},{"key":"17_CR8","unstructured":"Meitinger, M., Ohlendorf, R., Wild, T., Herkersdorf, A.: A hardware packet resequencer unit for network processors. In: ARCS 2008, Dresden, Germany (2008)"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"Meitinger, M., Ohlendorf, R., Wild, T., Herkersdorf, A.: FlexPath NP\u2014a network processor architecture with flexible processing paths. In: SoC 2008, Tampere, Finland (2008)","DOI":"10.1109\/ISSOC.2008.4694869"},{"key":"17_CR10","doi-asserted-by":"crossref","unstructured":"Ohlendorf, R., Herkersdorf, A., Wild, T.: FlexPath NP\u2014a network processor concept with application-driven flexible processing paths. In: CODES\u2009+\u2009ISSS 2005, Jersey City, NJ, USA (2005). http:\/\/doi.acm.org\/10.1145\/1084834.1084904","DOI":"10.1145\/1084834.1084904"},{"key":"17_CR11","doi-asserted-by":"crossref","unstructured":"Ohlendorf, R., Wild, T., Meitinger, M., Rauchfuss, H., Herkersdorf, A.: Performance evaluation of RISC-based SoC platforms in network processing applications. In: IC-SAMOS 2006, Samos, Greece (2006)","DOI":"10.1109\/ICSAMOS.2006.300822"},{"key":"17_CR12","unstructured":"Ohlendorf, R., Meitinger, M., Wild, T., Herkersdorf, A.: A packet classification technique for on-chip processing path selection. In: WASP 2007, Salzburg, Austria (2007)"},{"issue":"10","key":"17_CR13","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1016\/j.sysarc.2007.01.009","volume":"53","author":"R. Ohlendorf","year":"2007","unstructured":"Ohlendorf, R., Wild, T., Meitinger, M., Rauchfuss, H., Herkersdorf, A.: Simulated and measured performance evaluation of RISC-based SoC platforms in network processing applications. J.\u00a0Syst. Architect. 53(10), 703\u2013718 (2007). doi:10.1016\/j.sysarc.2007.01.009","journal-title":"J.\u00a0Syst. Architect."},{"issue":"10","key":"17_CR14","doi-asserted-by":"publisher","first-page":"1335","DOI":"10.1109\/TVLSI.2008.2002048","volume":"16","author":"R. Ohlendorf","year":"2008","unstructured":"Ohlendorf, R., Meitinger, M., Wild, T., Herkersdorf, A.: A processing path dispatcher in network processor MPSoCs. IEEE Trans. VLSI Systems 16(10), 1335\u20131345 (2008). doi:10.1109\/TVLSI.2008.2002048","journal-title":"IEEE Trans. VLSI Systems"},{"key":"17_CR15","doi-asserted-by":"crossref","unstructured":"Pionteck, T., Koch, R., Albrecht, C., Maehle, E., Meitinger, M., Ohlendorf, R., Wild, T., Herkersdorf, A.: SPP1148 booth: network processors. In: FPL 2008, Heidelberg, Germany (2008)","DOI":"10.1109\/FPL.2008.4629960"},{"key":"17_CR16","doi-asserted-by":"crossref","unstructured":"Shi, W., Kencl, L.: Sequence-preserving adaptive load balancers. In: ANCS 2006, San Jose, CA, USA (2006)","DOI":"10.1145\/1185347.1185367"},{"issue":"4","key":"17_CR17","doi-asserted-by":"publisher","first-page":"790","DOI":"10.1109\/TNET.2005.852881","volume":"13","author":"W. Shi","year":"2005","unstructured":"Shi, W., MacGregor, M., Gburzynski, P.: Load balancing for parallel forwarding. IEEE Trans. Networking 13(4), 790\u2013801 (2005)","journal-title":"IEEE Trans. Networking"},{"key":"17_CR18","unstructured":"Sprint Academic Research Group: IP Data Analysis (2009). https:\/\/research.sprintlabs.com\/packstat\/packetoverview.php"},{"key":"17_CR19","doi-asserted-by":"crossref","unstructured":"Traboulsi, S., Meitinger, M., Ohlendorf, R., Herkersdorf, A.: An efficient hardware architecture for packet re-sequencing in network processor MPSoCs. In: DSD 2009, Patras, Greece (2009)","DOI":"10.1109\/DSD.2009.194"}],"container-title":["Dynamically Reconfigurable Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-90-481-3485-4_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,18]],"date-time":"2023-02-18T03:45:28Z","timestamp":1676691928000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-90-481-3485-4_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9789048134847","9789048134854"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-90-481-3485-4_17","relation":{},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"10 February 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}