{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T22:56:23Z","timestamp":1743116183558,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":19,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048134847"},{"type":"electronic","value":"9789048134854"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-90-481-3485-4_18","type":"book-chapter","created":{"date-parts":[[2010,2,9]],"date-time":"2010-02-09T18:47:34Z","timestamp":1265741254000},"page":"375-394","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["AutoVision\u2014Reconfigurable Hardware Acceleration for Video-Based Driver Assistance"],"prefix":"10.1007","author":[{"given":"Christopher","family":"Claus","sequence":"first","affiliation":[]},{"given":"Walter","family":"Stechele","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,2,10]]},"reference":[{"key":"18_CR1","doi-asserted-by":"publisher","first-page":"176","DOI":"10.1145\/1403375.1403419","volume-title":"Proceedings of DATE \u201908","author":"N. Alt","year":"2008","unstructured":"Alt, N., Claus, C., Stechele, W.: Hardware\/software architecture of an algorithm for vision-based real-time vehicle detection in dark environments. In: Proceedings of DATE \u201908, pp. 176\u2013181. ACM, New York (2008)"},{"key":"18_CR2","first-page":"149","volume-title":"Proceedings of ARC\u201908","author":"J. Angermeier","year":"2008","unstructured":"Angermeier, J., Batzer, U., Majer, M., Teich, J., Claus, C., Stechele, W.: Reconf igurable HW\/SW architecture of a real-time driver assistance system. In: Proceedings of ARC\u201908, London, UK, pp. 149\u2013159. Springer, Berlin (2008)"},{"key":"18_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1007\/978-3-642-00454-4_10","volume-title":"Proceedings of ARCS \u201909","author":"P. Bomel","year":"2009","unstructured":"Bomel, P., Crenne, J., Ye, L., Diguet, J.P., Gogniat, G.: Ultra-fast downloading of partial bitstreams through Ethernet. In: Proceedings of ARCS \u201909, Delft, The Netherlands. Lecture Notes in Computer Science, pp. 72\u201383. Springer, Berlin (2009)"},{"key":"18_CR4","unstructured":"Claus, C., M\u00fcller, F.H., Stechele, W.: Combitgen: A new approach for creating partial bitstreams in Virtex-II Pro devices. In: Proceedings of the Workshop on Dynamically Reconfigurable Systems (ARCS\u201906), Frankfurt a. M., Germany, pp. 122\u2013131 (2006)"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Claus, C., M\u00fcller, F.H., Zeppenfeld, J., Stechele, W.: A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration. In: Proceedings of IPDPS \u201907, Long Beach, California, pp. 1\u20137 (2007)","DOI":"10.1109\/IPDPS.2007.370362"},{"issue":"3","key":"18_CR6","first-page":"181","volume":"49","author":"C. Claus","year":"2007","unstructured":"Claus, C., Stechele, W., Herkersdorf, A.: AutoVision\u2014a run-time reconf igurable MPSoC architecture for future driver assistance systems. Inf. Technol. 49(3), 181\u2013187 (2007)","journal-title":"Inf. Technol."},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Claus, C., Zeppenfeld, J., M\u00fcller, F., Stechele, W.: Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance systems. In: Proceedings of DATE \u201907, Nice, France, pp. 498\u2013503 (2007)","DOI":"10.1109\/DATE.2007.364642"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Claus, C., Stechele, W., Kovatsch, M., Angermeier, J., Teich, J.: A comparison of embedded reconfigurable video-processing architectures. In: Proceedings of FPL \u201908, Heidelberg, Germany, pp. 587\u2013590 (2008)","DOI":"10.1109\/FPL.2008.4630015"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Claus, C., Zhang, B., Stechele, W., Braun, L., H\u00fcbner, M., Becker, J.: A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput. In: Proceedings FPL \u201908, Heidelberg, Germany, pp. 535\u2013538 (2008)","DOI":"10.1109\/FPL.2008.4630002"},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Claus, C., Huitl, R., Rausch, J., Stechele, W.: Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation. In: Proceedings of FPL \u201909, Prague, Czech Republic (2009)","DOI":"10.1109\/FPL.2009.5272524"},{"key":"18_CR11","doi-asserted-by":"crossref","unstructured":"Claus, C., Laika, A., Jia, L., Stechele, W.: High performance FPGA based optical f low calculation using the census transformation. In: Proceedings of IV \u201909, Xi\u2019an, China (2009)","DOI":"10.1109\/IVS.2009.5164450"},{"key":"18_CR12","unstructured":"Herkersdorf, A., Claus, C., Meitinger, M., Ohlendorf, R., Wild, T.: Reconfigurable processing units vs. reconfigurable interconnects. In: Dynamically Reconfigurable Architectures, no.\u00a006141 in Dagstuhl Seminar Proceedings (2006)"},{"key":"18_CR13","doi-asserted-by":"crossref","unstructured":"H\u00fcbner, M., Ullmann, M., Weissel, F., Becker, J.: Real-time configuration code decompression for dynamic FPGA self-reconfiguration. In: Proceedings of IPDPS \u201904, Santa Fe, New Mexico, vol.\u00a04, p.\u00a0138b (2004)","DOI":"10.1109\/IPDPS.2004.1303113"},{"key":"18_CR14","doi-asserted-by":"crossref","unstructured":"H\u00fcbner, M., Braun, L., Becker, J., Claus, C., Stechele, W.: Physical configuration on-line visualization of Xilinx Virtex-II FPGAs. In: Proceedings of ISVLSI \u201907, Porto Alegre, Brazil pp.\u00a041\u201346 (2007)","DOI":"10.1109\/ISVLSI.2007.83"},{"key":"18_CR15","doi-asserted-by":"crossref","unstructured":"Manet, P., Maufroid, D., Tosi, L., Gailliard, G., Mulertt, O., Ciano, M.D., Legat, J.D., Aulagnier, D., Gamrat, C., Liberati, R., Barba, V.L., Cuvelier, P., Rousseau, B., Gelineau, P.: An evaluation of dynamic partial reconfiguration for signal and image processing in professional electronics applications. EURASIP J.\u00a0Embed. Syst. 2008 (2008)","DOI":"10.1155\/2008\/367860"},{"key":"18_CR16","unstructured":"Mobileye: http:\/\/www.mobileye-vision.com"},{"key":"18_CR17","doi-asserted-by":"crossref","unstructured":"Shelburne, M., Patterson, C., Athanas, P., Jones, M., Martin, B., Fong, R.: Metawire: using FPGA configuration circuitry to emulate a network-on-chip. In: Proceedings of FPL \u201908, Heidelberg, Germany, pp. 257\u2013262 (2008)","DOI":"10.1109\/FPL.2008.4629941"},{"key":"18_CR18","unstructured":"Xilinx, Inc.: XAPP290: Two Flows for Partial Reconfiguration: Module Based or Difference Based. 2100 Logic Drive, San Jose, CA, USA (2004)"},{"key":"18_CR19","unstructured":"Zeppenfeld, J.: LIS-IPIF Specification. Lehrstuhl f\u00fcr Integrierte Systeme (LIS), Technische Universit\u00e4t M\u00fcnchen, Arcisstr.\u00a021, 80280 M\u00fcnchen, v1.5 edn. (2007). http:\/\/www.lis.ei.tum.de\/?lisipif"}],"container-title":["Dynamically Reconfigurable Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-90-481-3485-4_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T03:43:32Z","timestamp":1739850212000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-90-481-3485-4_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9789048134847","9789048134854"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-90-481-3485-4_18","relation":{},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"10 February 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}