{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:01:27Z","timestamp":1725544887715},"publisher-location":"Dordrecht","reference-count":34,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048134847"},{"type":"electronic","value":"9789048134854"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-90-481-3485-4_2","type":"book-chapter","created":{"date-parts":[[2010,2,9]],"date-time":"2010-02-09T13:47:34Z","timestamp":1265723254000},"page":"25-49","source":"Crossref","is-referenced-by-count":5,"title":["Reconfigurable Components for\u00a0Application-Specific Processor Architectures"],"prefix":"10.1007","author":[{"given":"Tobias G.","family":"Noll","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thorsten","family":"von Sydow","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Neumann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jochen","family":"Schleifer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Coenen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G\u00f6tz","family":"Kappen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,2,10]]},"reference":[{"key":"2_CR1","unstructured":"Altera: Altera quartus ii 5.1 handbook, vol.\u00a02. (Dec. 2005). Altera. http:\/\/www.altera.com\/literature\/lit-index.html"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: VPR: A new packing, placement and routing tool for FPGA research. In: Proc. 7th International Workshop on Field-Programmable Logic and Applications (FPL \u201997), pp. 213\u2013222 (1997)","DOI":"10.1007\/3-540-63465-7_226"},{"key":"2_CR3","volume-title":"Kluwer International Series in Engineering and Computer Science","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and cad for deep-submicron fpgas. In: Kluwer International Series in Engineering and Computer Science. Springer, Berlin (1999)"},{"key":"2_CR4","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1007\/s11265-005-4936-4","volume":"40","author":"H. Blume","year":"2005","unstructured":"Blume, H., Feldk\u00e4mper, H.T., Noll, T.G.: Model-based exploration of the design space for heterogeneous systems on chip. J.\u00a0VLSI Signal Process. Syst. 40, 19\u201334 (2005)","journal-title":"J.\u00a0VLSI Signal Process. Syst."},{"key":"2_CR5","unstructured":"Brodersen, R.: Future system-on-a-chip design issues. In: Short Course on System-on-a-Chip Design, ISSCC 2003, San Francisco (Feb. 2003)"},{"key":"2_CR6","unstructured":"Company, H.P.D.: Cacti 5.0. http:\/\/www.hpl.hp.com"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Compton, K., Hauck, S.: Reconfigurable computing: a survey of systems and software. In: ACM Computer Survey, vol. 34, pp. 171\u2013210 (2002)","DOI":"10.1145\/508352.508353"},{"key":"2_CR8","unstructured":"CoWare Corporation: Processor designer reference manual (2007). http:\/\/www.coware.com"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"DeHon, A.: The density advantage of configurable computing. In: Computer, vol. 33, pp. 41\u201349 (2000)","DOI":"10.1109\/2.839320"},{"key":"2_CR10","volume-title":"Kluwer International Series in Engineering and Computer Science","author":"V. George","year":"2001","unstructured":"George, V., Rabaey, J.M.: Low energy fpgas\u2014architecture and design. In: Kluwer International Series in Engineering and Computer Science. Springer, Berlin (2001)"},{"key":"2_CR11","volume-title":"Computer Architecture: A Quantitative Approach","author":"J. Hennessy","year":"1996","unstructured":"Hennessy, J., Hennessy, J.L., Goldberg, D., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 1st edn. Morgan Kaufmann, San Mateo (1996)","edition":"1"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Hoffmann, A., Schliebusch, O., Nohl, A., Braun, G., Wahlen, O., Meyr, H.: A methodology for the design of application specific instruction set processors (ASIP) using the machine description language lisa. In: Proc. IEEE\/ACM 2001 (2001)","DOI":"10.1109\/ICCAD.2001.968726"},{"key":"2_CR13","volume-title":"Understanding gps: Principles and Applications","author":"E.D. Kaplan","year":"2006","unstructured":"Kaplan, E.D., Hegarty, C.J.: Understanding gps: Principles and Applications, 2nd edn. Artech House, Boston (2006)","edition":"2"},{"key":"2_CR14","unstructured":"Kappen, G., Pieper, V., Kurz, L., Noll, T.G.: Implementation and analysis of an sdr processor for gnss software correlators. In: Proceedings of the 21th International Technical Meeting of the Satellite Division of the Institute of Navigation ION GNSS, Savannah, GA, pp. 2258\u20132267 (2008)"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Kusse, E., Rabaey, J.: Low-energy embedded FPGA structures. In: IEEE Symp. on Low Power Electronics and Design, pp. 155\u2013160 (1998)","DOI":"10.1145\/280756.280873"},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"Lange, H., Schr\u00f6der, H.: Evaluation strategies for coarse grained reconfigurable architectures. In: Proceedings International Conference on Field Programmable Logic and Applications, pp. 586\u2013589 (2005)","DOI":"10.1109\/FPL.2005.1515791"},{"key":"2_CR17","unstructured":"Leijten-Nowak, K.: Template-based embedded reconfigurable computing. PhD thesis, University of Eindhoven (2004)"},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"Lewis, D., Ahmed, E., Baeckler, G., Betz, V.: The stratix ii logic and routing architecture. In: Proceedings of the 2005 ACM\/SIGDA 13th International Symposium on Field-Programmable Gate Arrays, Monterey, California, USA (2005)","DOI":"10.1145\/1046192.1046195"},{"key":"2_CR19","unstructured":"MIPS Technologies Inc.: MIPS R10000 microprocessor user\u2019s manual, version 2.0 (1997)"},{"key":"2_CR20","volume-title":"Global positioning system: Signals, measurements, and performance","author":"P. Misra","year":"2006","unstructured":"Misra, P., Enge, P.: Global positioning system: Signals, measurements, and performance, 2nd edn. Ganga-Jamuna Press, Lincoln (2006)","edition":"2"},{"key":"2_CR21","volume-title":"Proceedings 6th International Symposium on Field Programmable Gate Arrays","author":"T. Miyamori","year":"1998","unstructured":"Miyamori, T., Olukotun, K.: Remarc: reconfigurable multimedia array coprocessor. In: Proceedings 6th International Symposium on Field Programmable Gate Arrays. ACM Press, Monterey (1998)"},{"key":"2_CR22","unstructured":"Neumann, B.: Modellierung und analyse arithmetikorientierter eFPGA-architekturen. PhD thesis, Chair of Electrical Engineering and Computer Systems, RWTH Aachen University (2008)"},{"key":"2_CR23","doi-asserted-by":"crossref","unstructured":"Neumann, B., von Sydow, T., Blume, H., Noll, T.G.: Design and quantitative analysis of parametrisable eFPGA-architectures for arithmetic. In: Advances in Radio Science-Kleinheubacher Berichte, Miltenberg (2006)","DOI":"10.5194\/ars-4-251-2006"},{"key":"2_CR24","doi-asserted-by":"crossref","unstructured":"Neumann, B., von Sydow, T., Blume, H., Noll, T.G.: Application domain specific embedded fpgas for flexible isa-extension of asips. J.\u00a0VLSI Signal Process. (2008)","DOI":"10.1007\/s11265-008-0211-9"},{"key":"2_CR25","first-page":"125","volume-title":"Proceedings Conference on Design, Automation and Test in Europe, DATE","author":"B. Neumann","year":"2008","unstructured":"Neumann, B., von\u00a0Sydow, T., Blume, H., Noll, T.G.: Design flow for embedded fpgas based on a flexible architecture template. In: Proceedings Conference on Design, Automation and Test in Europe, DATE, pp.\u00a0125\u2013131. European Design and Automation Association, M\u00fcnchen (2008)"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Noll, T.G.: Application specific eFPGAs for soc platforms. In: International Symposium on IEEE VLSI Design, Automation and Test, VLSI-TSA, p. 28 (2005)","DOI":"10.1109\/VDAT.2005.1500011"},{"key":"2_CR27","doi-asserted-by":"crossref","DOI":"10.2514\/4.866395","volume-title":"Global Positioning System: Theory and Applications","author":"B. Parkinson","year":"1996","unstructured":"Parkinson, B., Spilker, J.J.: Global Positioning System: Theory and Applications, vol.\u00a0I. American Institute of Aeronautics and Astronautics, Washington (1996)"},{"key":"2_CR28","unstructured":"Pionteck, T., Staake, T., Stiefmeier, T., Kabulepa, L.D., Glesner, M.: Design of a reconfigurable aes encryption\/decryption engine for mobile terminals. In: Proceedings International Symposium on Circuits and Systems, ISCAS (2004)"},{"key":"2_CR29","unstructured":"Samsung: Arm940t (sam443). http:\/\/www.samsung.com"},{"key":"2_CR30","unstructured":"Technologies, P.X.: Smexpp smart media processor. http:\/\/www.pactxpp.com"},{"key":"2_CR31","unstructured":"von Sydow, T.: Modellbildung und analyse heterogener ASIP-eFPGA-architekturen. PhD thesis, Chair of Electrical Engineering and Computer Systems, RWTH Aachen University (2008)"},{"key":"2_CR32","doi-asserted-by":"crossref","unstructured":"von Sydow, T., Korb, M., Neumann, B., Blume, H., Noll, T.G.: Modelling and quantitative analysis of coupling mechanisms of programmable processor cores and arithmetic oriented eFPGA-macros. In: Proc. ReConFig\u201906, pp. 252\u2013261 (September 2006)","DOI":"10.1109\/RECONF.2006.307777"},{"key":"2_CR33","doi-asserted-by":"crossref","unstructured":"von Sydow, T., Neumann, B., Blume, H., Noll, T.G.: Quantitative analysis of embedded FPGA architectures for arithmetic. In: Proceedings International Conference on Application Specific Systems, Architectures and Processors Conference 2006 (ASAP \u201906), pp. 125\u2013131 (September 2006)","DOI":"10.1109\/ASAP.2006.56"},{"key":"2_CR34","unstructured":"Weiss, O., Gansen, M., Noll, T.G.: A flexible datapath generator for physical oriented design. In: Proc. ESSCIRC 2001, pp. 408\u2013411 (2001)"}],"container-title":["Dynamically Reconfigurable Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-90-481-3485-4_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T17:36:21Z","timestamp":1558805781000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-90-481-3485-4_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9789048134847","9789048134854"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-90-481-3485-4_2","relation":{},"subject":[],"published":{"date-parts":[[2010]]}}}