{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T14:32:35Z","timestamp":1742999555011,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":23,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048134847"},{"type":"electronic","value":"9789048134854"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-90-481-3485-4_3","type":"book-chapter","created":{"date-parts":[[2010,2,9]],"date-time":"2010-02-09T18:47:34Z","timestamp":1265741254000},"page":"51-71","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Erlangen Slot Machine: An FPGA-Based Dynamically Reconfigurable Computing Platform"],"prefix":"10.1007","author":[{"given":"Josef","family":"Angermeier","sequence":"first","affiliation":[]},{"given":"Christophe","family":"Bobda","sequence":"additional","affiliation":[]},{"given":"Mateusz","family":"Majer","sequence":"additional","affiliation":[]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,2,10]]},"reference":[{"key":"3_CR1","unstructured":"Ahmadinia, A., Ding, J., Bobda, C., Teich, J.: Design and implementation of reconfigurable multiple bus on chip (RMBoC). Technical Report 02-2004, University of Erlangen-Nuremberg, Department of CS 12, Hardware-Software-Co-Design (2004)"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Ahmadinia, A., Bobda, C., Ding, J., Majer, M., Teich, J., Fekete, S., van\u00a0der\u00a0Veen, J.: A\u00a0practical approach for circuit routing on dynamic reconfigurable devices. In: Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping, Montreal, Canada, pp. 84\u201390 (2005)","DOI":"10.1109\/RSP.2005.7"},{"key":"3_CR3","unstructured":"Ahmadinia, A., Bobda, C., Majer, M., Teich, J., Fekete, S., van\u00a0der Veen, J.: DyNoC: A dynamic infrastructure for communication in dynamically reconfigurable devices. In: Proceedings of the International Conference on Field-Programmable Logic and Applications, Tampere, Finland, pp. 153\u2013158 (2005)"},{"key":"3_CR4","unstructured":"Alpha Data Ltd.: ADM-XRC-II Xilinx Virtex-II PMC (2002). URL http:\/\/www.alpha-data.com\/adm-xrc-ii.html"},{"key":"3_CR5","series-title":"Lecture Notes in Computer Science (LNCS)","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1007\/978-3-540-78610-8_16","volume-title":"Proceedings of the Fourth International Workshop on Applied Reconfigurable Computing (ARC)","author":"J. Angermeier","year":"2008","unstructured":"Angermeier, J., Batzer, U., Majer, M., Teich, J., Claus, C., Stechele, W.: Reconfigurable HW\/SW architecture of a real-time driver assistance system. In: Proceedings of the Fourth International Workshop on Applied Reconfigurable Computing (ARC). Lecture Notes in Computer Science (LNCS), pp. 149\u2013159. Springer, London (2008)"},{"key":"3_CR6","unstructured":"Bobda, C., Ahmadinia, A., Majer, M., Ding, J., Teich, J.: Modular video streaming on a reconfigurable platform. In: Proceedings of the IFIP International Conference on Very Large Scale Integration, Perth, Australia, pp. 103\u2013108 (2005)"},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"Bobda, C., Majer, M., Ahmadinia, A., Haller, T., Linarth, A., Teich, J.: Increasing the flexibility in FPGA-based reconfigurable platforms: The Erlangen Slot Machine. In: Proceedings of the IEEE Conference on Field-Programmable Technology, Singapore, Singapore, pp. 37\u201342 (2005)","DOI":"10.1109\/FPT.2005.1568522"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Bobda, C., Majer, M., Ahmadinia, A., Haller, T., Linarth, A., Teich, J., Fekete, S.P., van\u00a0der Veen, J.: The Erlangen Slot Machine: A highly flexible FPGA-based reconfigurable platform. In: Proceeding IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 319\u2013320 (2005)","DOI":"10.1109\/FCCM.2005.63"},{"key":"3_CR9","unstructured":"Celoxica Ltd.: Rc2000 Development Board (2004). URL http:\/\/www.celoxica.com\/products\/boards\/rc2000.asp"},{"key":"3_CR10","doi-asserted-by":"publisher","unstructured":"Claus, C., Stechele, W., Kovatsch, M., Angermeier, J., Teich, J.: A comparison of embedded reconfigurable video-processing architectures. In: Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on, pp. 587\u2013590 (2008). doi:10.1109\/FPL.2008.4630015","DOI":"10.1109\/FPL.2008.4630015"},{"key":"3_CR11","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1145\/1508128.1508192","volume-title":"FPGA \u201909: Proceeding of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"F. Dittmann","year":"2009","unstructured":"Dittmann, F., Weber, E., Montealegre, N.: Implementation of the reconfiguration port scheduling on the Erlangen Slot Machine. In: FPGA \u201909: Proceeding of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 282. ACM, New York (2009). doi:10.1145\/1508128.1508192"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"ElGindy, H.A., Somani, A.K., Schr\u00f6der, H., Schmeck, H., Spray, A.: RMB\u2014a reconfigurable multiple bus network. In: Proceedings of the Second International Symposium on High-Performance Computer Architecture (HPCA-2), San Jose, California, pp. 108\u2013117 (1996)","DOI":"10.1109\/HPCA.1996.501178"},{"key":"3_CR13","volume-title":"Digital Image Processing","author":"R. Gonzalez","year":"2002","unstructured":"Gonzalez, R., Woods, R.: Digital Image Processing. Prentice Hall, New York (2002)"},{"key":"3_CR14","unstructured":"Kalte, H.M., Porrmann, U.R.: A prototyping platform for dynamically reconfigurable system on chip designs. In: Proceedings of the IEEE Workshop Heterogeneous Reconfigurable Systems on Chip (SoC), Hamburg, Germany (2002)"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Krasteva, Y., Jimeno, A., Torre, E., Riesgo, T.: Straight method for reallocation of complex cores by dynamic reconfiguration in Virtex II FPGAs. In: Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping, Montreal, Canada, pp. 77\u201383 (2005)","DOI":"10.1109\/RSP.2005.45"},{"issue":"1","key":"3_CR16","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1007\/s11265-006-0017-6","volume":"47","author":"M. Majer","year":"2007","unstructured":"Majer, M., Teich, J., Ahmadinia, A., Bobda, C.: The Erlangen Slot Machine: A dynamically reconfigurable FPGA-based computer. J.\u00a0VLSI Signal Process. Syst. 47(1), 15\u201331 (2007)","journal-title":"J.\u00a0VLSI Signal Process. Syst."},{"key":"3_CR17","unstructured":"Majer, M., Teich, J., Bobda, C.: ESM\u2014the Erlangen Slot Machine. http:\/\/www.r-space.de"},{"key":"3_CR18","unstructured":"Nallatech, Inc.: FPGA Boards"},{"key":"3_CR19","unstructured":"Platzner, M., Thiele, L.: XFORCES\u2014executives for reconfigurable embedded systems. http:\/\/www.ee.ethz.ch\/~platzner"},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"Steiger, C., Walder, H., Platzner, M., Thiele, L.: Online scheduling and placement of real-time tasks to partially reconfigurable devices. In: Proceedings of the 24th International Real-Time Systems Symposium, Cancun, Mexico, pp. 224\u2013235 (2003)","DOI":"10.1109\/REAL.2003.1253269"},{"key":"3_CR21","volume-title":"Dynamic Reconfiguration: Architectures and Algorithms","author":"R. Vaidyanathan","year":"2003","unstructured":"Vaidyanathan, R., Trahan, J.L.: Dynamic Reconfiguration: Architectures and Algorithms. IEEE Computer Society, Los Alamitos (2003)"},{"key":"3_CR22","unstructured":"Xess Corp: FPGA Boards. http:\/\/www.xess.com"},{"key":"3_CR23","unstructured":"Xilinx, Inc.: MicroBlaze CPU. http:\/\/www.xilinx.com"}],"container-title":["Dynamically Reconfigurable Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-90-481-3485-4_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T03:42:46Z","timestamp":1739850166000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-90-481-3485-4_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9789048134847","9789048134854"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-90-481-3485-4_3","relation":{},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"10 February 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}