{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:40:50Z","timestamp":1742913650891,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":26,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048134847"},{"type":"electronic","value":"9789048134854"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-90-481-3485-4_4","type":"book-chapter","created":{"date-parts":[[2010,2,9]],"date-time":"2010-02-09T18:47:34Z","timestamp":1265741254000},"page":"75-94","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Models and Algorithms for Hyperreconfigurable Hardware"],"prefix":"10.1007","author":[{"given":"Sebastian","family":"Lange","sequence":"first","affiliation":[]},{"given":"Martin","family":"Middendorf","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,2,10]]},"reference":[{"issue":"2","key":"4_CR1","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K. Compton","year":"2002","unstructured":"Compton, K., Hauck, S.: Configurable computing: a\u00a0survey of systems and software. ACM Comput. Surv. 34(2), 171\u2013210 (2002)","journal-title":"ACM Comput. Surv."},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Dandalis, A., Prasanna, V.K.: Configuration compression for FPGA-based embedded systems. In: Proc. ACM Int. Symp. on Field-Programmable Gate Arrays, pp. 173\u2013182 (2001)","DOI":"10.1145\/360276.360342"},{"key":"4_CR3","doi-asserted-by":"publisher","first-page":"1107","DOI":"10.1109\/43.775631","volume":"8","author":"S. Hauck","year":"1999","unstructured":"Hauck, S., Li, Z., Rolim, J.: Configuration compression for the Xilinx XC6200 FPGA. IEEE Trans. Comput.-Aided Des. 8, 1107\u20131113 (1999)","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Kannan, P., Balachandran, S., Bhatia, D.: On metrics for comparing routability estimation methods for FPGAs. In: Proc. 39th Design Autom. Conf., pp. 70\u201375 (2002)","DOI":"10.1145\/513918.513937"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Koch, D., Teich, J.: Platform-independent methodology for partial reconfiguration. In: Proc. 1st Conference on Computing Frontiers, pp. 398\u2013403 (2004)","DOI":"10.1145\/977091.977148"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"K\u00f6ster, M., Teich, J.: (Self-)reconfigurable finite state machines: Theory and implementation. In: Proc. Design. Autom. and Test in Europe, pp. 559\u2013566 (2002)","DOI":"10.1109\/DATE.2002.998356"},{"key":"4_CR7","unstructured":"Lange, S.: Hyperreconfigurable systems. Formal concepts, architectures, and applications. Dissertation (in German), Faculty of Mathematics and Computer Science, University of Leipzig (2008)"},{"key":"4_CR8","unstructured":"Lange, S., Kebschull, U.: Virtual hardware byte code as a design platform for reconfigurable embedded systems. In: Proc. DATe 03 (2003)"},{"key":"4_CR9","unstructured":"Lange, S., Middendorf, M.: Hyperreconfigurable architectures as flexible control systems. In: ARCS 2004 Workshop \u201cDynamically Reconfigurable Systems\u201d. LNI, vol.\u00a0P-41, pp. 175\u2013184 (2004)"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Lange, S., Middendorf, M.: Hyperreconfigurable architectures for fast runtime reconfiguration. In: Proc. 2004 IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u201904), pp.\u00a0304\u2013305 (2004)","DOI":"10.1109\/FCCM.2004.40"},{"key":"4_CR11","unstructured":"Lange, S., Middendorf, M.: Models and reconfiguration problems for multi task hyperreconfigurable architectures. In: Proc. Rec. Arch. Workshop (RAW 2004), p. 8 (2004)"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Lange, S., Middendorf, M.: The partition into hypercontexts problem for hyperreconfigurable architectures. In: Proc. of the International Conference on Field Programmable Logic and Applications (FPL 2004). LNCS, vol.\u00a03205, pp. 251\u2013260 (2004)","DOI":"10.1007\/978-3-540-30117-2_27"},{"issue":"6","key":"4_CR13","doi-asserted-by":"publisher","first-page":"743","DOI":"10.1016\/j.jpdc.2005.01.003","volume":"65","author":"S. Lange","year":"2005","unstructured":"Lange, S., Middendorf, M.: Hyperreconfigurable architectures and the partition into hypercontexts problem. J.\u00a0Parallel Distrib. Comput. 65(6), 743\u2013754 (2005)","journal-title":"J.\u00a0Parallel Distrib. Comput."},{"issue":"3\/4","key":"4_CR14","doi-asserted-by":"publisher","first-page":"154","DOI":"10.1504\/IJES.2005.009946","volume":"1","author":"S. Lange","year":"2005","unstructured":"Lange, S., Middendorf, M.: Multi task hyperreconfigurable architectures: Models and reconfiguration problems. Int. J. Embed. Syst. 1(3\/4), 154\u2013164 (2005)","journal-title":"Int. J. Embed. Syst."},{"key":"4_CR15","unstructured":"Lange, S., Middendorf, M.: On the design of two-level reconfigurable architectures. In: Proc. Int. Conf. on Reconfigurable Computing and FPGAs (ReConFig05), p. 8 (2005)"},{"key":"4_CR16","unstructured":"Lange, S., Middendorf, M.: Cache architectures for reconfigurable hardware. In: Proc. Int. Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA\u201906), p. 8 (2006)"},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"Lange, S., Middendorf, M.: Granularity aspects for the design of multi-level reconfigurable architectures. In: Proc. IEEE Int. Conf. on Field Prog. Techn. (ICFPT 06), pp. 9\u201316 (2006)","DOI":"10.1109\/FPT.2006.270385"},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"Lange, S., Middendorf, M.: On multi-level reconfigurable architectures. In: Proc. 13th Reconfigurable Architectures Workshop (RAW 2006), p.\u00a08, IEEE (2006)","DOI":"10.1109\/IPDPS.2006.1639461"},{"key":"4_CR19","unstructured":"Lange, S., Middendorf, M.: Online strategies for the reconfiguration of two-level reconfigurable architectures. In: Proc. Workshop on Dynamically Reconfigurable Systems (DRS) (2007)"},{"issue":"1","key":"4_CR20","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1007\/s11265-007-0134-x","volume":"51","author":"S. Lange","year":"2008","unstructured":"Lange, S., Middendorf, M.: Design aspects of multi-level reconfigurable architectures. J.\u00a0Signal Process. Syst. Signal Image Video Technol. 51(1), 23\u201337 (2008)","journal-title":"J.\u00a0Signal Process. Syst. Signal Image Video Technol."},{"key":"4_CR21","doi-asserted-by":"crossref","unstructured":"Lange, S., Middendorf, M.: On the reconfiguration costs of models for partially reconfigurable FPGAs. In: Proc. IV Southern Programmable Logic Conference, pp. 111\u2013118 (2008)","DOI":"10.1109\/SPL.2008.4547741"},{"key":"4_CR22","doi-asserted-by":"crossref","unstructured":"Lange, S., Middendorf, M.: Spp1148 booth: Hyperreconfigurable architectures. In: Proc. Int. Conference on Field Programmable Logic and Applications (FPL 2008), p. 353 (2008)","DOI":"10.1109\/FPL.2008.4629961"},{"key":"4_CR23","doi-asserted-by":"crossref","unstructured":"Malik, U.: Configuration encoding techniques for fast fpga reconfiguration. PhD thesis, University of New South Wales (2006)","DOI":"10.1109\/FPL.2006.311223"},{"key":"4_CR24","unstructured":"Pan, J., Mitra, T., Wong, W.F.: Configuration bitstream compression for dynamically reconfigurable FPGAs. In: Proc. of the 2004 IEEE\/ACM International conference on Computer-aided design (ICCAD\u201904), pp. 766\u2013773 (2004)"},{"key":"4_CR25","doi-asserted-by":"crossref","unstructured":"Sidhu, R., Wadhwa, S., Mai, A., Prasanna, V.: A self-reconfigurable gate array architecture. In: Proc. FPL. LNCS, vol.\u00a01896, pp. 106\u2013120 (2000)","DOI":"10.1007\/3-540-44614-1_12"},{"key":"4_CR26","doi-asserted-by":"crossref","unstructured":"Wadhwa, S., Dandalis, A.: Efficient self-reconfigurable implementations using on-chip memory. In: Proc. FPL. LNCS, vol.\u00a01896, pp. 443\u2013448 (2000)","DOI":"10.1007\/3-540-44614-1_47"}],"container-title":["Dynamically Reconfigurable Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-90-481-3485-4_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T03:42:34Z","timestamp":1739850154000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-90-481-3485-4_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9789048134847","9789048134854"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-90-481-3485-4_4","relation":{},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"10 February 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}