{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T02:36:40Z","timestamp":1743129400941,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":24,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048134847"},{"type":"electronic","value":"9789048134854"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-90-481-3485-4_5","type":"book-chapter","created":{"date-parts":[[2010,2,9]],"date-time":"2010-02-09T18:47:34Z","timestamp":1265741254000},"page":"95-116","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Evaluation and Design Methods for\u00a0Processor-Like Reconfigurable Architectures"],"prefix":"10.1007","author":[{"given":"Sven","family":"Eisenhardt","sequence":"first","affiliation":[]},{"given":"Thomas","family":"Schweizer","sequence":"additional","affiliation":[]},{"given":"Julio","family":"Oliveira\u00a0Filho","sequence":"additional","affiliation":[]},{"given":"Tommy","family":"Kuhn","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Rosenstiel","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,2,10]]},"reference":[{"key":"5_CR1","unstructured":"Altera Corporation: FFT MegaCore function user guide\u2014v6.1. Online: http:\/\/www.altera.com (2004)"},{"key":"5_CR2","unstructured":"Bansal, N., Gupta, S., Dutt, N., Nicolau, A.: Analysis of the performance of coarse-grain reconfigurable architectures with different processing element configurations. In: Proc. of the WASP (2003)"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Bossuet, L., Gogniat, G., Philippe, J.L.: Generic design space exploration for reconfigurable architectures. In: Proc. of the IPDPS, pp. 163\u2013171 (2005)","DOI":"10.1109\/IPDPS.2005.233"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Bouwens, F.J., Berekovic, M., Kanstein, A., Gaydadjiev, G.N.: Architectural exploration of the ADRES coarse grained reconfigurable array. In: Proc. of the ARC, pp. 1\u201313 (2007)","DOI":"10.1007\/978-3-540-71431-6_1"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Brenner, J.A., v.\u00a0d. Veen, J.C., Fekete, S.P., Filho, J.O., Rosenstiel, W.: Optimal simultaneous scheduling, binding and routing for processor-like reconfigurable architectures. In: Proceedings of the 17. International Conference on Field Programmable Logic and Applications, Spanien (2006)","DOI":"10.1109\/FPL.2006.311262"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Eisenhardt, S., Oppold, T., Schweizer, T., Rosenstiel, W.: Optimizing partial reconfiguration of multi-context architectures. In: IEEE ReConFig, Cancun, Mexico (2008)","DOI":"10.1109\/ReConFig.2008.21"},{"key":"5_CR7","unstructured":"Eisenhardt, S., Oliveira, J., Kuhn, T., Rosenstiel, W.: Speculative configuration prefetching for multi-context architectures. In: Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI), Okinawa, Japan (2009)"},{"key":"5_CR8","unstructured":"He, S., Torkelson, M.: Designing pipeline FFT processor for OFDM (de)modulation. In: Proc. of the ISSSE, pp. 257\u2013262 (1998)"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Jain, D., Kumar, A., Pozzi, L., Ienne, P.: Automatically customising vliw architectures with coarse grained application specific functional units. In: Proc. of the SCOPES, pp. 17\u201332 (2004)","DOI":"10.1007\/978-3-540-30113-4_3"},{"key":"5_CR10","unstructured":"Kim, Y., Kiemb, M., Choi, K.: Efficient design space exploration for domain-specific optimization of coarse-grained reconfigurable architecture. In: SoC Design Conf. (2005)"},{"key":"5_CR11","unstructured":"Kim, Y., Kiemb, M., Park, C., Jung, J., Choi, K.: Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization. In: Proc. of the DATE, pp. 12\u201317 (2005)"},{"issue":"8","key":"5_CR12","doi-asserted-by":"publisher","first-page":"1726","DOI":"10.1109\/JSSC.2005.852007","volume":"40","author":"Y.W. Lin","year":"2005","unstructured":"Lin, Y.W., Liu, H.Y., Lee, C.Y.: A 1-GS\/s FFT\/IFFT processor for UWB applications. IEEE J.\u00a0Solid-State Circuits 40(8), 1726\u20131735 (2005)","journal-title":"IEEE J.\u00a0Solid-State Circuits"},{"issue":"12","key":"5_CR13","doi-asserted-by":"publisher","first-page":"3523","DOI":"10.1093\/ietfec\/e88-a.12.3523","volume":"E88-A","author":"Z. Liu","year":"2005","unstructured":"Liu, Z., Song, Y., Ikenaga, T., Goto, S.: A VLSI Array Processing Oriented Fast Fourier Transform Algorithm and Hardware Implementation. IEICE Trans. Fundam. E88-A(12), 3523\u20133530 (2005)","journal-title":"IEICE Trans. Fundam."},{"key":"5_CR14","unstructured":"Mei, B., Vernalde, S., Verkest, D., Lauwereins, R.: Design methodology for a tightly coupled VLIW reconfigurable matrix architecture: a case study. In: Proc. of the DATE, pp. 1224\u20131229 (2004)"},{"issue":"2","key":"5_CR15","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/MDT.2005.27","volume":"22","author":"B. Mei","year":"2005","unstructured":"Mei, B., Lambrechts, A., et al.: Architecture exploration for a reconfigurable architecture template. IEEE Des. Test 22(2), 90\u2013101 (2005)","journal-title":"IEEE Des. Test"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"Miramond, B., Delosme, J.: Design space exploration for dynamically reconfigurable architectures. In: Proc. of the DATE, pp. 366\u2013371 (2005)","DOI":"10.1109\/DATE.2005.118"},{"key":"5_CR17","unstructured":"Oliveira, J., Schweizer, T., Oppold, T., Kuhn, T., Rosenstiel, W.: Tuning coarse-grained reconfigurable architectures towards an application domain. In: International Conference on Reconfigurable Computing and FPGAs(ReConfig) (2006)"},{"key":"5_CR18","unstructured":"Oliveira, J., Kuhn, T., Rosenstiel, W.: Evaluating the impact of customized instruction set on coarse grained reconfigurable arrays. In: Proceedings of the International Conference on Field-Programmable Technology (ICFPT), Taiwan (2008)"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Oppold, T.S., Eisenhardt, W.R.: Optimization of area and performance by processor-like reconfiguration. In: International Parallel and Distributed Processing Symposium (IPDPS)\u2014Reconfigurable Architectures Workshop (RAW), Long Beach, USA (2007)","DOI":"10.1109\/IPDPS.2007.370365"},{"key":"5_CR20","unstructured":"Oppold, T., Schweizer, T., Kuhn, T., Rosenstiel, W., Kanus, U., Stra\u00dfer, W.: Evaluation of ray casting on processor-like reconfigurable architectures. In: International Conference on Field Programmable Logic and Applications (FPL), Tampere, Finland (2005)"},{"key":"5_CR21","doi-asserted-by":"publisher","unstructured":"Oppold, T., Schweizer, T., Oliveira, J.F., Eisenhardt, S., Rosenstiel, W.: Crc\u2014concepts and evaluation of processor-like reconfigurable architectures. It\u2014Information Technology, doi:10.1524\/itit, 49. 3. 157 49(3) (2007)","DOI":"10.1524\/itit"},{"key":"5_CR22","doi-asserted-by":"crossref","unstructured":"Schweizer, T., Oppold, T., Filho, J.O., Eisenhardt, S., Blocher, K., Rosenstiel, W.: Exploiting slack time in dynamically reconfigurable processor architectures. In: International Conference on Field Programmable Technology (ICFPT), Kitakyushu, Japan (2007)","DOI":"10.1109\/FPT.2007.4439291"},{"key":"5_CR23","unstructured":"Tensilica, Inc.: Xtensa configurable processors. Online: http:\/\/www.tensilica.com (2008)"},{"key":"5_CR24","unstructured":"WiMax Forum: Mobile WiMax. Online: http:\/\/www.wimaxforum.org\/ (2006)"}],"container-title":["Dynamically Reconfigurable Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-90-481-3485-4_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T03:42:45Z","timestamp":1739850165000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-90-481-3485-4_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9789048134847","9789048134854"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-90-481-3485-4_5","relation":{},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"10 February 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}