{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T05:42:17Z","timestamp":1743054137547,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":20,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048134847"},{"type":"electronic","value":"9789048134854"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-90-481-3485-4_8","type":"book-chapter","created":{"date-parts":[[2010,2,9]],"date-time":"2010-02-09T18:47:34Z","timestamp":1265741254000},"page":"161-181","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Design Methods and Tools for Improved Partial Dynamic Reconfiguration"],"prefix":"10.1007","author":[{"given":"Markus","family":"Rullmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renate","family":"Merker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,2,10]]},"reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Angermeier, J., Majer, M., Teich, J., Braun, L., Schwalb, T., Graf, P., Hubner, M., Becker, J., Lubbers, E., Platzner, M., Claus, C., Stechele, W., Herkersdorf, A., Rullmann, M., Merker, R.: Spp1148 booth: Fine grain reconfigurable architectures. In: International Conference on Field Programmable Logic and Applications (FPL 2008), Heidelberg, Germany, p. 348 (2008)","DOI":"10.1109\/FPL.2008.4629956"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Aravind, D., Sudarsanam, A.: High level\u2014application analysis techniques & architectures\u2014to explore design possibilities for reduced reconfiguration area overheads in FPGAs executing compute intensive applications. In: Parallel and Distributed Processing Symposium, 2005. Proceedings. 19th IEEE International, pp. 158\u2013158 (2005)","DOI":"10.1109\/IPDPS.2005.242"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Boden, M., Fiebig, T., Reiband, M., Reichel, P., Rulke, S.: Gepard\u2014a high-level generation flow for partially reconfigurable designs. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201908), pp. 298\u2013303 (2008)","DOI":"10.1109\/ISVLSI.2008.21"},{"key":"8_CR4","series-title":"LNCS","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1007\/3-540-61730-2_35","volume-title":"Field-Programmable Logic, Smart Applications, New Paradigms and Compilers","author":"G. Brebner","year":"1996","unstructured":"Brebner, G.: A virtual hardware operating system for the xilinx 6200. In: Field-Programmable Logic, Smart Applications, New Paradigms and Compilers. LNCS, vol.\u00a01142, pp.\u00a0327\u2013336. Springer, Berlin (1996)"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Claus, C., M\u00fcller, F.H., Zeppenfeld, J., Stechele, W.: A new framework to accelerate Virtex-II pro dynamic partial self-reconfiguration. In: IEEE International Parallel and Distributed Processing Symposium, 2007. IPDPS 2007, pp. 1\u20137 (2007)","DOI":"10.1109\/IPDPS.2007.370362"},{"issue":"1\u20132","key":"8_CR6","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1023\/A:1008115306599","volume":"28","author":"J. Heron","year":"2001","unstructured":"Heron, J., Woods, R., Sezer, S., Turner, R.: Development of a run-time reconfiguration system with low reconfiguration overhead. J.\u00a0VLSI Signal Process. 28(1\u20132), 97\u2013113 (2001)","journal-title":"J.\u00a0VLSI Signal Process."},{"key":"8_CR7","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"4598","author":"S. Kirkpatrick","year":"1983","unstructured":"Kirkpatrick, S., Gelatt, C.D., Vecchi, M.P.: Optimization by simulated annealing. Science 4598, 671\u2013680 (1983)","journal-title":"Science"},{"key":"8_CR8","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.H.: Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In: Proceedings of the 30th International Symposium on Microarchitecture (MICRO-30), Research Triangle Park, USA, pp. 330\u2013335 (1997)"},{"issue":"7","key":"8_CR9","doi-asserted-by":"publisher","first-page":"969","DOI":"10.1109\/TCAD.2005.850844","volume":"24","author":"N. Moreano","year":"2005","unstructured":"Moreano, N., Borin, E., de\u00a0Souza, C., Araujo, G.: Efficient datapath merging for partially reconfigurable architectures. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 24(7), 969\u2013980 (2005)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"8_CR10","unstructured":"Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Designing an operating system for a heterogeneous reconfigurable soc. In: Proceedings of the International Conference on Parallel and Distributed Processing Symposium (IPDPS 2003), Nice, France (2003)"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Rullmann, M.: Models, design methods, and tools for improved partial dynamic reconfiguration. PhD thesis, Technische Universit\u00e4t Dresden (2009, to appear)","DOI":"10.1007\/978-90-481-3485-4_8"},{"key":"8_CR12","unstructured":"Rullmann, M., Merker, R.: Design and implementation of reconfigurable tasks with minimum reconfiguration overhead. In: Dynamically Reconfigurable Architectures Workshop at 19th International Conference Architecture of Computing Systems (ARCS 2006), Frankfurt\/Main, Germany, pp. 132\u2013141 (2006)"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Rullmann, M., Merker, R.: Maximum edge matching for reconfigurable computing. In: Reconfigurable Architectures Workshop at 13th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2006), Rhodes, Greece (2006)","DOI":"10.1109\/IPDPS.2006.1639436"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Rullmann, M., Merker, R.: A reconfiguration aware circuit mapper for fpgas. In: IEEE International Parallel & Distributed Processing Symposium\u2014IPDPS 2007, 14th Reconfigurable Architectures Workshop (2007)","DOI":"10.1109\/IPDPS.2007.370385"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Rullmann, M., Merker, R.: A cost model for partial dynamic reconfiguration. In: Najjar, W., Blume, H. (eds.) International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS), pp. 182\u2013186 (2008)","DOI":"10.1109\/ICSAMOS.2008.4664862"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Rullmann, M., Merker, R.: Synthesis of efficiently reconfigurable datapaths for reconfigurable computing. In: International Conference on Field-Programmable Technology 2008 (ICFPT\u201908) (2008)","DOI":"10.1109\/FPT.2008.4762397"},{"key":"8_CR17","doi-asserted-by":"crossref","unstructured":"Rullmann, M., Siegel, S., Merker, R.: Optimization of reconfiguration overhead by algorithmic transformations and hardware matching. In: Workshop RAW 2005 at the 19th IEEE International Parallel and Distributed Processing Symposium, pp. 151\u2013156 (2005)","DOI":"10.1109\/IPDPS.2005.314"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Rullmann, M., Merker, R., Hinkelmann, H., Zipf, P., Glesner, M.: An integrated tool flow to realize runtime-reconfigurable applications on a new class of partial multi-context fpgas. In: International Conference on Field Programmable Logic and Applications (FPL 2009, to appear), Prague, Czeck Republic (2009)","DOI":"10.1109\/FPL.2009.5272540"},{"issue":"11","key":"8_CR19","doi-asserted-by":"publisher","first-page":"1393","DOI":"10.1109\/TC.2004.99","volume":"53","author":"C. Steiger","year":"2004","unstructured":"Steiger, C., Walder, H., Platzner, M.: Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks. IEEE Trans. Comput. 53(11), 1393\u20131407 (2004)","journal-title":"IEEE Trans. Comput."},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Walder, H., Platzner, M.: Online scheduling for block-partitioned reconfigurable devices. In: Design, Automation and Test in Europe Conference and Exhibition, pp. 290\u2013295 (2003)","DOI":"10.1109\/DATE.2003.1253622"}],"container-title":["Dynamically Reconfigurable Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-90-481-3485-4_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T03:42:50Z","timestamp":1739850170000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-90-481-3485-4_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9789048134847","9789048134854"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-90-481-3485-4_8","relation":{},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"10 February 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}