{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T04:35:44Z","timestamp":1743050144124,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":20,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048134847"},{"type":"electronic","value":"9789048134854"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-90-481-3485-4_9","type":"book-chapter","created":{"date-parts":[[2010,2,9]],"date-time":"2010-02-09T18:47:34Z","timestamp":1265741254000},"page":"183-198","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic Partial Reconfiguration by Means of\u00a0Algorithmic Skeletons\u2014A Case Study"],"prefix":"10.1007","author":[{"given":"Norma","family":"Montealegre","sequence":"first","affiliation":[]},{"given":"Franz J.","family":"Rammig","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,2,10]]},"reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Caarls, W., Jonker, P.P., Corporaal, H.: Algorithmic skeletons for stream programming in embedded heterogeneous parallel image processing applications. In: IEEE International Parallel and Distributed Processing Symposium (2006)","DOI":"10.1109\/IPDPS.2006.1639351"},{"key":"9_CR2","unstructured":"Campbell, D.K.G.: Towards the classification of algorithmic skeletons. Technical report. University of York (1996)"},{"key":"9_CR3","unstructured":"Cole, M.: Algorithmic skeletons: structured management of parallel computation. PhD thesis, University of Glasgow (1989)"},{"key":"9_CR4","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1016\/j.parco.2003.12.002","volume":"30","author":"M. Cole","year":"2004","unstructured":"Cole, M.: Bringing skeletons out of the closet: a pragmatic manifesto for skeletal parallel programming. Parall. Comput. 30, 389\u2013406 (2004)","journal-title":"Parall. Comput."},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Darlington, J., Field, A.J., Harrison, P.G., Kelly, P.H.J., Sharp, D.W.N., Wu, Q., While, R.L.: Parallel programming using skeleton functions. Conference on Parallel Architectures and Languages (1993)","DOI":"10.1007\/3-540-56891-3_12"},{"key":"9_CR6","volume-title":"Software Technologies for Embedded and Ubiquitous Systems","author":"F. Dittmann","year":"2007","unstructured":"Dittmann, F.: Algorithmic skeletons for the programming of reconfigurable systems. In: Software Technologies for Embedded and Ubiquitous Systems. Springer, Berlin (2007)"},{"key":"9_CR7","unstructured":"Dittmann, F.: Methods to exploit reconfigurable fabrics. Making reconfigurable systems mature. PhD thesis, University of Paderborn (2007)"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Dittmann, F., Frank, S.: Hard real-time reconfiguration port scheduling. In: Design, Automation, and Test in Europe. EDA Consortium (2007)","DOI":"10.1109\/DATE.2007.364578"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Dittmann, F., Frank, S., Oberthuer, S.: Algorithmic skeletons for the design of partially reconfigurable systems. In: 15th Reconfigurable Architectures Workshop, IEEE (2008).","DOI":"10.1109\/IPDPS.2008.4536509"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Dittmann, F., Weber, E., Montealegre, N.: Implementation of the reconfiguration port scheduling on the Rrlangen slot machine. In: International Symposium on Field-Programmable Gate Arrays, ACM\/SIGDA (2009)","DOI":"10.1145\/1508128.1508192"},{"key":"9_CR11","unstructured":"Frank, S.: Einsatz algorithmischer Skelette zur Generierung partiell dynamisch rekonfigurierbarer Schaltungen. Diploma thesis. University of Paderborn (2007)"},{"key":"9_CR12","volume-title":"Digital Speech Processing, Synthesis, and Recognition","author":"S. Furui","year":"2001","unstructured":"Furui, S.: Digital Speech Processing, Synthesis, and Recognition. Dekker, New York (2001)"},{"key":"9_CR13","volume-title":"Speech and Audio Signal Processing. Processing and Perception of Speech and Music","author":"B. Gold","year":"2000","unstructured":"Gold, B., Morgan, N.: Speech and Audio Signal Processing. Processing and Perception of Speech and Music. Wiley, New York (2000)"},{"key":"9_CR14","unstructured":"Kataev, V.: Application scenarios for algorithmic skeletons in the design of partial reconfigurable systems. Diploma thesis. University of Paderborn (2009)"},{"issue":"2","key":"9_CR15","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1007\/s11265-006-0017-6","volume":"46","author":"M. Majer","year":"2007","unstructured":"Majer, M., Teich, J., Ahmadinia, A., Bobda, C.: The Erlangen slot machine: a dynamically reconfigurable fpga-based computer. J.\u00a0VLSI Signal Process. Syst. 46(2), 15\u201331 (2007)","journal-title":"J.\u00a0VLSI Signal Process. Syst."},{"key":"9_CR16","volume-title":"Structured Development of Parallel Programs","author":"S. Pelagatti","year":"1997","unstructured":"Pelagatti, S.: Structured Development of Parallel Programs. Taylor & Francis, London (1997)"},{"key":"9_CR17","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4471-0097-3","volume-title":"Patterns and Skeletons for Parallel and Distributed Computing","author":"A.F. Rabhi","year":"2003","unstructured":"Rabhi, A.F., Gorlatch, S.: Patterns and Skeletons for Parallel and Distributed Computing. Springer, Berlin (2003)"},{"key":"9_CR18","doi-asserted-by":"crossref","unstructured":"Weber, E., Dittmann, F., Montealegre, N.: Part-E\u2014A tool for reconfigurable system design. In: International Conference on Reconfigurable Computing and FPGAs, IEEE (2008)","DOI":"10.1109\/ReConFig.2008.64"},{"key":"9_CR19","unstructured":"Xilinx: Early Access Partial Reconfiguration User Guide. Xilinx Inc. (2006)"},{"key":"9_CR20","unstructured":"Xilinx: ML401\/ML402\/ML403 Evaluation Platform. User Guide. Xilinx Inc. (2006)"}],"container-title":["Dynamically Reconfigurable Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-90-481-3485-4_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,18]],"date-time":"2023-01-18T22:12:32Z","timestamp":1674079952000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-90-481-3485-4_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9789048134847","9789048134854"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-90-481-3485-4_9","relation":{},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"10 February 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}