{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T17:43:39Z","timestamp":1742924619329,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":13,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048136599"},{"type":"electronic","value":"9789048136605"}],"license":[{"start":{"date-parts":[[2009,12,15]],"date-time":"2009-12-15T00:00:00Z","timestamp":1260835200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2009,12,15]],"date-time":"2009-12-15T00:00:00Z","timestamp":1260835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-90-481-3660-5_55","type":"book-chapter","created":{"date-parts":[[2010,2,12]],"date-time":"2010-02-12T15:11:46Z","timestamp":1265987506000},"page":"323-328","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Encapsulating connections on SoC designs using ASM++ charts"],"prefix":"10.1007","author":[{"given":"Santiago","family":"de Pablo","sequence":"first","affiliation":[]},{"given":"Luis C.","family":"Herrero","sequence":"additional","affiliation":[]},{"given":"Fernando","family":"Mart\u00ednez","sequence":"additional","affiliation":[]},{"given":"Alexis B.","family":"Rey","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,12,15]]},"reference":[{"key":"55_CR1","unstructured":"Xilinx, \u201cPlatform Studio and the EDK\u201d, on-line at http:\/\/www.xilinx.com\/ise\/embedded_design_prod\/platform_studio.htm, last viewed on October 2008."},{"key":"55_CR2","unstructured":"Altera, \u201cIntroduction to SoPC Builder\u201d, on-line at http:\/\/www.altera.com\/literature\/hb\/qts\/qts_qii54001.pdf, May 2008, from Quartus II Handbook, last viewed on October 2008."},{"key":"55_CR3","unstructured":"SystemVerilog, \"IEEE Std. 1800\u20132005: IEEE Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language\", IEEE, 3 Park Avenue, NY, 2005."},{"key":"55_CR4","unstructured":"R. D\u00f6mer, D.D. Gajski and A. Gerstlauer, \"SpecC Methodology for High-Level Modeling\", 9th IEEE\/DATC Electronic Design Processes Workshop, 2002."},{"key":"55_CR5","volume-title":"Designing Logic Systems Using State Machines","author":"C.R. Clare","year":"1973","unstructured":"C.R. Clare, Designing Logic Systems Using State Machines, McGraw-Hill, New-York, 1973."},{"key":"55_CR6","doi-asserted-by":"crossref","unstructured":"Douglas W. Brown, \"State-Machine Synthesizer - SMS\", Proceedings of 18th Design Automation Conference, pp. 301\u2013305, June 1981.","DOI":"10.1109\/DAC.1981.1585367"},{"key":"55_CR7","doi-asserted-by":"crossref","unstructured":"D. Ponta and G. Donzellini, \"A Simulator to Train for Finite State Machine Design\", Proceedings of 26th Annual Conference on Frontiers in Education Conference (FIE\u201996), vol. 2, pp. 725\u2013729, Salt Lake City, Utah, USA, November 1996.","DOI":"10.1109\/FIE.1996.573055"},{"key":"55_CR8","doi-asserted-by":"crossref","unstructured":"J.P. David and E. Bergeron, \"A Step towards Intelligent Translation from High-Level Design to RTL\", Proceedings of 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, pp. 183\u2013188, Banff, Alberta, Canada, July 2004.","DOI":"10.1109\/IWSOC.2004.1319875"},{"key":"55_CR9","doi-asserted-by":"crossref","unstructured":"E. Ogoubi and J.P. David, \"Automatic synthesis from high level ASM to VHDL: a case study\", 2nd Annual IEEE Northeast Workshop on Circuits and Systems (NEWCAS 2004), pp. 81\u201384, June 2004.","DOI":"10.1109\/NEWCAS.2004.1359023"},{"key":"55_CR10","volume-title":"Principles of Digital Design","author":"D.D. Gajski","year":"1997","unstructured":"D.D. Gajski, Principles of Digital Design, Prentice Hall, Upper Saddle River, NJ, 1997."},{"key":"55_CR11","series-title":"Proc. of 4th FPGAworld Conference","first-page":"13","volume-title":"Application of ASM++ methodology on the design of a DSP processor","author":"S. de Pablo","year":"2007","unstructured":"S. de Pablo, S. C\u00e1ceres, J.A. Cebri\u00e1n and M. Berrocal, \"Application of ASM++ methodology on the design of a DSP processor\", Proc. of 4th FPGAworld Conference, pp. 13\u201319, Stockholm, Sweden, September 2007."},{"key":"55_CR12","doi-asserted-by":"crossref","unstructured":"S. de Pablo, S. C\u00e1ceres, J.A. Cebri\u00e1n, M. Berrocal and F. Sanz, \"ASM++ diagrams used on teaching electronic design\", Innovative Techniques in Instruction Technology, E-learning, E-assessment and Education, Ed. Springer, pp. 473\u2013478, 2008.","DOI":"10.1007\/978-1-4020-8739-4_84"},{"key":"55_CR13","unstructured":"The PHP Group, on-line at http:\/\/www.php.net, last stable release has been PHP 5.2.6\u00a0at May 1st, 2008."}],"container-title":["Advanced Techniques in Computing Sciences and Software Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-90-481-3660-5_55","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T11:33:53Z","timestamp":1739878433000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-90-481-3660-5_55"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,15]]},"ISBN":["9789048136599","9789048136605"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-90-481-3660-5_55","relation":{},"subject":[],"published":{"date-parts":[[2009,12,15]]},"assertion":[{"value":"15 December 2009","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}