{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T07:39:13Z","timestamp":1743061153000,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":7,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048136599"},{"type":"electronic","value":"9789048136605"}],"license":[{"start":{"date-parts":[[2009,12,15]],"date-time":"2009-12-15T00:00:00Z","timestamp":1260835200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2009,12,15]],"date-time":"2009-12-15T00:00:00Z","timestamp":1260835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-90-481-3660-5_92","type":"book-chapter","created":{"date-parts":[[2010,2,12]],"date-time":"2010-02-12T15:11:46Z","timestamp":1265987506000},"page":"539-543","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Aspects Regarding the Implementation of Hsiao Code to the Cache Level of a Memory Hierarchy with Fpga Xilinx Circuits"],"prefix":"10.1007","author":[{"given":"O.","family":"Novac","sequence":"first","affiliation":[]},{"given":"St.","family":"Vari-Kakas","sequence":"additional","affiliation":[]},{"given":"F.I.","family":"Hathazi","sequence":"additional","affiliation":[]},{"given":"M.","family":"Curila","sequence":"additional","affiliation":[]},{"given":"S.","family":"Curila","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,12,15]]},"reference":[{"key":"92_CR1","unstructured":"David A. Paterson, John L. Henessy \u2013 \u201cComputer architecture. a quantitative approach\u201d, Morgan Kaufmann Publishers, Inc. 1990-1996."},{"key":"92_CR2","series-title":"Proceedings of the CISSE\u201905","first-page":"305","volume-title":"Data loss rate versus mean time to failure in memory hierarchies. Advances in Systems, Computing Sciences and Software Engineering","author":"Novac Ovidiu","year":"2005","unstructured":"Ovidiu Novac, Gordan M, Novac M., Data loss rate versus mean time to failure in memory hierarchies. Advances in Systems, Computing Sciences and Software Engineering, Proceedings of the CISSE\u201905, Springer, pp. 305-307, University of Bridgeport, USA, 2005."},{"key":"92_CR3","doi-asserted-by":"crossref","unstructured":"Ovidiu Novac, Vladutiu M, St. Vari Kakas, Novac M., Gordan M., A Comparative Study Regarding a Memory Hierarchy with the CDLR SPEC 2000 Simulator, Innovations and Information Sciences and Engineering, Proceedings of the CISSE\u201906, University of Bridgeport, Springer, pp. 369-372, USA, 2006.","DOI":"10.1007\/978-1-4020-6268-1_66"},{"issue":"4","key":"92_CR4","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1109\/4.126538","volume":"27","author":"Y. Ooi","year":"1992","unstructured":"Ooi, Y., M. Kashimura, H. Takeuchi, and E. Kawamura, Fault-tolerant architecture in a cache memory control LSI, IEEE J. of Solid-State Circuits, Vol. 27, No. 4, pp. 507-514, April 1992.","journal-title":"IEEE J. of Solid-State Circuits"},{"key":"92_CR5","series-title":"Computer Systems Laboratory, Technical Report","volume-title":"PADded cache: a new fault-tolerance technique for cache memories","author":"P. Philip Shirvani","year":"2000","unstructured":"Philip P. Shirvani and Edward J. McCluskey, \u201cPADded cache: a new fault-tolerance technique for cache memories\u201d, Computer Systems Laboratory, Technical Report No. 00-802, Stanford University, Stanford, California, December 2000."},{"key":"92_CR6","unstructured":"T.R.N. Rao, E. Fujiwara, \u201dError-Control Coding for Computer Systems \u201c, Prentice Hall International Inc., Englewood Cliffs, New Jersey, USA, 1989"},{"key":"92_CR7","unstructured":"Ovidiu Novac, \u015et. Vari-Kakas, O. Poszet \u201eAspects Regarding the use of Error Detecting and Error Corecting Codes in Cache Memories\u201d, EMES\u201907, University of Oradea, 2007"}],"container-title":["Advanced Techniques in Computing Sciences and Software Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-90-481-3660-5_92","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,18]],"date-time":"2023-01-18T22:08:01Z","timestamp":1674079681000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-90-481-3660-5_92"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,15]]},"ISBN":["9789048136599","9789048136605"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-90-481-3660-5_92","relation":{},"subject":[],"published":{"date-parts":[[2009,12,15]]},"assertion":[{"value":"15 December 2009","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}