{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T18:07:51Z","timestamp":1743012471036,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":7,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048191116"},{"type":"electronic","value":"9789048191123"}],"license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-90-481-9112-3_98","type":"book-chapter","created":{"date-parts":[[2010,6,23]],"date-time":"2010-06-23T15:55:19Z","timestamp":1277308519000},"page":"567-570","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Dependability Aspects Regarding the Cache Level of a Memory Hierarchy using Hamming Codes"],"prefix":"10.1007","author":[{"given":"O.","family":"Novac","sequence":"first","affiliation":[]},{"given":"St.","family":"Vari-Kakas","sequence":"additional","affiliation":[]},{"given":"Mihaela","family":"Novac","sequence":"additional","affiliation":[]},{"given":"Ecaterina","family":"Vladu","sequence":"additional","affiliation":[]},{"given":"Liliana","family":"Indrie","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,5,20]]},"reference":[{"key":"98_CR1","unstructured":"David A. Paterson, John L. Henessy \u2013 \u201cComputer architecture. a quantitative approach\u201d, Morgan Kaufmann Publishers, Inc. 1990-1996."},{"key":"98_CR2","first-page":"305","volume-title":"Data loss rate versus mean time to failure in memory hierarchies. Advances in Systems, Computing Sciences and Software Engineering, Proceedings of the CISSE\u201905 Springer","author":"Novac Ovidiu","year":"2005","unstructured":"Ovidiu Novac, Gordan M, Novac M., Data loss rate versus mean time to failure in memory hierarchies. Advances in Systems, Computing Sciences and Software Engineering, Proceedings of the CISSE\u201905, Springer, pp. 305-307, University of Bridgeport, USA, 2005."},{"key":"98_CR3","first-page":"369","volume-title":"A Comparative Study Regarding a Memory Hierarchy with the CDLR SPEC 2000 Simulator, Innovations and Information Sciences and Engineering,Proceedings of the CISSE\u201906","author":"Novac Ovidiu","year":"2006","unstructured":"Ovidiu Novac, Vladutiu M, St. Vari Kakas, Novac M., Gordan M., A Comparative Study Regarding a Memory Hierarchy with the CDLR SPEC 2000 Simulator, Innovations and Information Sciences and Engineering,Proceedings of the CISSE\u201906, University of Bridgeport, Springer, pp. 369-372, USA, 2006."},{"issue":"4","key":"98_CR4","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1109\/4.126538","volume":"27","author":"Y. Ooi","year":"1992","unstructured":"Ooi, Y., M. Kashimura, H. Takeuchi, and E. Kawamura, Fault-tolerant architecture in a cache memory control LSI, IEEE J. of Solid-State Circuits, Vol. 27, No. 4, pp. 507-514, April 1992.","journal-title":"IEEE J. of Solid-State Circuits"},{"key":"98_CR5","volume-title":"\u201cPADded cache: a new fault-tolerance technique for cache memories\u201d, Computer Systems Laboratory, Technical Report No. 00-802","author":"P.Shirvani Philip","year":"2000","unstructured":"Philip P. Shirvani and Edward J. McCluskey, \u201cPADded cache: a new fault-tolerance technique for cache memories\u201d, Computer Systems Laboratory, Technical Report No. 00-802, Stanford University, Stanford, California, December 2000."},{"key":"98_CR6","volume-title":"\u201dError-Control Coding for Computer Systems \u201d","author":"T.R.N. Rao","year":"1989","unstructured":"T.R.N. Rao, E. Fujiwara,\u201dError-Control Coding for Computer Systems \u201d, Prentice Hall International Inc., Englewood Cliffs, New Jersey, USA, 1989"},{"key":"98_CR7","unstructured":"Ovidiu Novac, \u015et. Vari-Kakas, O. Poszet \u201eAspects Regarding the use of Error Detecting and Error Corecting Codes in Cache Memories\u201d, EMES\u201907, University of Oradea, 2007"}],"container-title":["Innovations in Computing Sciences and Software Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-90-481-9112-3_98","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,6]],"date-time":"2023-02-06T22:39:15Z","timestamp":1675723155000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-90-481-9112-3_98"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9789048191116","9789048191123"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-90-481-9112-3_98","relation":{},"subject":[],"published":{"date-parts":[[2010]]},"assertion":[{"value":"20 May 2010","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}