{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T03:00:13Z","timestamp":1743044413790,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":24,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789400706378"},{"type":"electronic","value":"9789400706385"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-94-007-0638-5_7","type":"book-chapter","created":{"date-parts":[[2011,4,11]],"date-time":"2011-04-11T13:13:46Z","timestamp":1302527626000},"page":"91-104","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["NOCEXplore"],"prefix":"10.1007","author":[{"given":"Stefano","family":"Gigli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Conti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,4,12]]},"reference":[{"key":"7_CR1","unstructured":"de Micheli G, Benini L (2002) Networks on chip: a new paradigm for systems on chip design. In: DATE \u201802: Proceedings of the conference on design, automation and test in Europe. IEEE Computer Society, Washington, p 418"},{"key":"7_CR2","doi-asserted-by":"publisher","DOI":"10.1201\/9781439811627","volume-title":"Multi-core embedded systems","author":"G Kornaros","year":"2010","unstructured":"Kornaros G (2010) Multi-core embedded systems. Taylor & Francis, Boca Raton"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Bononi L, Concer N (2006) Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh. In: Proceedings of design, automation and test in Europe (DATE), March","DOI":"10.1109\/DATE.2006.243841"},{"issue":"6","key":"7_CR4","first-page":"669","volume":"40","author":"JW Dolter","year":"1991","unstructured":"Dolter JW, Ramanathan P, Shin KG (1991) Performance analysis of virtual cut-through switching in HARTS: a hexagonal mesh multicomputer. IEEE Trans Multicomput 40(6):669\u2013680","journal-title":"IEEE Trans Multicomput"},{"issue":"4","key":"7_CR5","doi-asserted-by":"publisher","first-page":"684","DOI":"10.1007\/s11390-008-9164-5","volume":"23","author":"Y-J Zhao","year":"2008","unstructured":"Zhao Y-J, Yue Z-H, Wu JP (2008) Research on next-generation scalable routers implemented with H-torus topology. J Comput Sci Technol 23(4):684","journal-title":"J Comput Sci Technol"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Guerrier P, Greiner A (2000) A generic architecture for on-chip packet switched interconnections. In: Proceedings of DATE. ACM Press, pp 250\u2013256","DOI":"10.1145\/343647.343776"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Kariniemi H, Nurmi J (2003) New adaptive routing algorithm for extended generalized fat trees on-chip. In: Proceedings of the international symposium on system-on-chip, Tampere, Finland, pp 113\u2013188","DOI":"10.1109\/ISSOC.2003.1267730"},{"key":"7_CR8","unstructured":"Ohring SR, Ibel M, Das SK, Kumar M (1995) On generalized fat trees. In: Proceedings on 9th international parallel processing symposium"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Moussa H, Muller O, Baghdadi A, Jezequel M (2007) Butterfly and benes-based on-chip communication networks for multiprocessor turbo decoding. In: Design automation and test in Europe conference","DOI":"10.1109\/DATE.2007.364668"},{"key":"7_CR10","first-page":"105","volume":"50","author":"E Bolotin","year":"2004","unstructured":"Bolotin E, Cidon I, Ginosar R, Kolodny A (2004) QNoC: QoS architecture and design process for network on chip. J Syst Arch Spec Issue Netw Chip 50:105\u2013128","journal-title":"J Syst Arch Spec Issue Netw Chip"},{"key":"7_CR11","unstructured":"Soteriou V, Peh L-S (2004) Design-space exploration for power-aware on\/off interconnection networks. In: Proceedings of the 22nd international conference on computer design (ICCD)"},{"issue":"2","key":"7_CR12","first-page":"1","volume":"1","author":"L Shang","year":"2002","unstructured":"Shang L, Peh L-S, Jha NK (2002) Power-efficient interconnection networks: dynamic voltage scaling with links. Comput Arch Lett 1(2):1\u20134","journal-title":"Comput Arch Lett"},{"key":"7_CR13","unstructured":"Bhat S (2005) Energy models for network on chip components. Ph.D. dissertation, Technische universiteit Eindhoven"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Laffely A, Liang J, Jain P, Weng N, Burleson W, Tessier R (2001) Adaptive system on a chip (aSoC) for lowpower signal processing. In: Thirty-fifth asilomar conference on signals, systems, and computers, November","DOI":"10.1109\/ACSSC.2001.987684"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Liang J, Swaminathan S, Tessier R (2000) aSOC: a scalable, single-chip communications architecture. In: IEEE international conference on parallel architectures and compilation techniques, October, pp 524\u2013529","DOI":"10.1109\/PACT.2000.888329"},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Dally WJ (1990) Virtual-channel flow control. In: Proceedings of the 17th annual international symposium on computer architecture (ISCA), Seattle, Washington, May, pp 60\u201368","DOI":"10.1145\/325164.325115"},{"key":"7_CR17","first-page":"267","volume":"3","author":"P Kermani","year":"1979","unstructured":"Kermani P, Kleinrock L (1979) Virtual cut-through: a new computer communication switching technique. Comput Netw 3:267\u2013286","journal-title":"Comput Netw"},{"issue":"3","key":"7_CR18","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1007\/BF01660031","volume":"1","author":"WJ Dally","year":"1986","unstructured":"Dally WJ, Seitz CL (1986) The torus routing chip. J Parallel Distrib Comput 1(3):187\u2013196","journal-title":"J Parallel Distrib Comput"},{"key":"7_CR19","unstructured":"Peh L-S, Dally WJ (2000) Flit-reservation flow control. In: Proceedings of the 6th international symposium on high-performance computer architecture (HPCA), January, pp 73\u201384"},{"issue":"5","key":"7_CR20","doi-asserted-by":"publisher","first-page":"547","DOI":"10.1109\/TC.1987.1676939","volume":"C-36","author":"W Dally","year":"1987","unstructured":"Dally W, Seitz C (1987) Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans Comput C-36(5):547\u2013553","journal-title":"IEEE Trans Comput"},{"key":"7_CR21","doi-asserted-by":"publisher","first-page":"874","DOI":"10.1145\/185675.185682","volume":"5","author":"C Glass","year":"1994","unstructured":"Glass C, Ni L (1994) The turn model for adaptive routing. J ACM 5:874\u2013902","journal-title":"J ACM"},{"issue":"10","key":"7_CR22","doi-asserted-by":"publisher","first-page":"1055","DOI":"10.1109\/71.473515","volume":"6","author":"J Duato","year":"1995","unstructured":"Duato J (1995) A necessary and sufficient condition for deadlock-free adaptive routing in wormhole networks. IEEE Trans Parallel Distrib Process 6(10):1055\u20131067","journal-title":"IEEE Trans Parallel Distrib Process"},{"key":"7_CR23","doi-asserted-by":"publisher","first-page":"841","DOI":"10.1109\/71.532115","volume":"7","author":"J Duato","year":"1996","unstructured":"Duato J (1996) A necessary and sufficient condition for deadlock-free routing in cut-through and store-and-forward networks. IEEE Trans Parallel Distrib Process 7:841\u2013854","journal-title":"IEEE Trans Parallel Distrib Process"},{"key":"7_CR24","unstructured":"Gigli S, Conti M (2009) A SystemC platform for Network-on-Chip performance\/power evaluation and comparison. In: Proceedings of the IEEE seventh international workshop on intelligent solutions in embedded systems WISES09, pp 63\u201369, Ancona, Italy, June 25\u201326"}],"container-title":["Lecture Notes in Electrical Engineering","Solutions on Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-007-0638-5_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T06:02:58Z","timestamp":1714716178000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-94-007-0638-5_7"}},"subtitle":["A SystemC Platform for NoC Analysis"],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9789400706378","9789400706385"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-94-007-0638-5_7","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2011]]},"assertion":[{"value":"12 April 2011","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}