{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T20:30:10Z","timestamp":1743107410177,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":12,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789400714878"},{"type":"electronic","value":"9789400714885"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-94-007-1488-5_17","type":"book-chapter","created":{"date-parts":[[2011,9,7]],"date-time":"2011-09-07T06:42:15Z","timestamp":1315377735000},"page":"289-302","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["FPGA Startup Through Sequential Partial and Dynamic Reconfiguration"],"prefix":"10.1007","author":[{"given":"Joachim","family":"Meyer","sequence":"first","affiliation":[]},{"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[]},{"given":"Lars","family":"Braun","sequence":"additional","affiliation":[]},{"given":"Oliver","family":"Sander","sequence":"additional","affiliation":[]},{"given":"Juanjo","family":"Noguera","sequence":"additional","affiliation":[]},{"given":"Rodney","family":"Stewart","sequence":"additional","affiliation":[]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,9,8]]},"reference":[{"key":"17_CR1","unstructured":"Spartan-3E FPGA Family: Data Sheet DS312 (v3.8), August 26, 2009, Xilinx Inc"},{"key":"17_CR2","unstructured":"Baumgarten V, May F, Nuckel A, Vorbach M, Weinhardt M (2003) PACT XPP A self-reconfigurable data processing architecture. In: International conference engineering of reconfigurable systems and algorithms (ERSA 2001), Monte Carlo Resort, Las Vegas"},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"Thomas A, Becker J (2004) Dynamic adaptive routing techniques in multigrain dynamic reconfigurable hardware architectures. In: 14th International conference field programmable logic and applications (FPL 2004), Antwerp, Belgium","DOI":"10.1007\/978-3-540-30117-2_14"},{"issue":"2","key":"17_CR4","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K Compton","year":"2002","unstructured":"Compton K, Hauck S (2002) Reconfigurable computing: A survey of systems and software. ACM Comput Surv 34(2):171\u2013210","journal-title":"ACM Comput Surv"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Blodget B, McMillan S, lysaght P (2003) A lightweight approach for embedded reconfiguration of FPGAs. Design, automation and test in Europe, Date 2003","DOI":"10.1109\/DATE.2003.1253642"},{"issue":"4","key":"17_CR6","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/MM.2007.72","volume":"27","author":"I Gonzalez","year":"2007","unstructured":"Gonzalez I, Aguayo E, Lopez-Buedo S (2007) Self-reconfigurable embedded systems on low-cost FPGAs. Micro, IEEE 27(4):49\u201357. doi:10.1109\/MM.2007.72","journal-title":"Micro IEEE"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"Paulsson K, H\u00fcbner M, Auer G, Dreschmann M, Becker J (2007) Implementation of a virtual internal configuration access port (jcap) for enabling partial self-reconfiguration on xilinx spartan III FPGAs. FPL 2007, 351\u2013356","DOI":"10.1109\/FPL.2007.4380671"},{"key":"17_CR8","unstructured":"Difference-based partial reconfiguration: Application note XAPP290 (v2.0), December 3, 2007, Xilinx Inc"},{"key":"17_CR9","unstructured":"Virtex-II Pro, Virtex-II Pro X FPGA user guide: User guide ug012 (v4.2), 364\u2013367, 5 November, 2007, Xilinx Inc"},{"key":"17_CR10","unstructured":"Early access partial reconfiguration user guide: User guide UG208 (v1.2), September 9, 2008, Xilinx Inc"},{"key":"17_CR11","doi-asserted-by":"crossref","unstructured":"Huebner M, Becker T, Becker J (2004) Real-time LUTbased network topologies for dynamic and partial FPGA selfreconfiguration. In: Proceedings of the 17th symposium on Integratedcircuits and system design (SBCCI 04), pages 28\u201332, 25\u201329 2004","DOI":"10.1109\/SBCCI.2004.240972"},{"key":"17_CR12","unstructured":"Nelson BE, Wirthlin MJ, Hutchings BL, Athanas PM, Bohner S (2008) Design productivity for configurable computing. ERSA 57\u201366"}],"container-title":["Lecture Notes in Electrical Engineering","VLSI 2010 Annual Symposium"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-007-1488-5_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,25]],"date-time":"2024-01-25T14:03:47Z","timestamp":1706191427000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-94-007-1488-5_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9789400714878","9789400714885"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-94-007-1488-5_17","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2011]]},"assertion":[{"value":"8 September 2011","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}