{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T06:42:06Z","timestamp":1742971326688,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":27,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789400714878"},{"type":"electronic","value":"9789400714885"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-94-007-1488-5_19","type":"book-chapter","created":{"date-parts":[[2011,9,7]],"date-time":"2011-09-07T06:42:15Z","timestamp":1315377735000},"page":"319-333","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design for Embedded Reconfigurable Systems Using MORPHEUS Platform"],"prefix":"10.1007","author":[{"given":"Paul","family":"Brelet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Millet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arnaud","family":"Grasset","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Bonnot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Ieromnimon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Kritharidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikolaos S.","family":"Voros","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,9,8]]},"reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"Brelet P, Grasset A, Bonnot P, Ieromnimon F, Kritharidis D, Voros NS (2010) System level design for embedded reconfigurable systems using MORPHEUS platform. In: Proceedings of the 2010 IEEE annual symposium on VLSI 5 July 2010. ISVLSI. IEEE computer society, Washington, DC, pp 500\u2013505. http:\/\/dx.doi.org\/10.1109\/ISVLSI.2010.13","DOI":"10.1109\/ISVLSI.2010.13"},{"key":"19_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-2427-5","volume-title":"Dynamic system reconfiguration in heterogeneous platforms, the MORPHEUS approach","author":"N Voros","year":"2009","unstructured":"Voros N, Rosti A, H\u00fcbner M (2009) Dynamic system reconfiguration in heterogeneous platforms, the MORPHEUS approach. Springer, Berlin"},{"key":"19_CR3","unstructured":"Mair H, Wang A, Gammie G, Scott D, Royannez P, Gururajarao S, Chau M, Lagerquist R, Ho L, Basude M, Culp N, Sadate A, Wilson D, Dahan F, Song J, Carlson B, Ko U. A 65-nm mobile multimedia applications processor with an adaptive power management scheme to compensate for variations. Digital Signal Processing, pp 8\u20139"},{"key":"19_CR4","doi-asserted-by":"publisher","first-page":"1599","DOI":"10.1109\/4.962279","volume":"36","author":"L Clark","year":"2001","unstructured":"Clark L, Hoffman E, Miller J, Biyani M, Strazdus S, Morrow M, Velarde K, Yarch M (2001) An embedded 32-b microprocessor core for low-power and high-performance applications. IEEE J Solid State Circ 36:1599\u20131608","journal-title":"IEEE J Solid State Circ"},{"key":"19_CR5","unstructured":"Lenormand E, Edelin G (2003) An industrial perspective: pragmatic high-end signal processing environment at Thales. In: Proceedings of the 3rd international workshop on synthesis, architectures, modeling and simulation (SAMOS)"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"Gast N, Gaujal B (2010) A mean field approach for optimization in discrete time. J Discrete Event Dyn Syst","DOI":"10.1007\/s10626-010-0094-3"},{"key":"19_CR7","doi-asserted-by":"crossref","unstructured":"Klein F, Leao R, Araujo G, Santos L, Azevedo R (2007) A multi-model power estimation engine for accuracy optimization. ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design","DOI":"10.1145\/1283780.1283840"},{"key":"19_CR8","unstructured":"Muhammad R, Apvrille L, Pacalet R (2008) Evaluation of ASIPs design with LISATek: Springer Volume 5114\/2008"},{"key":"19_CR9","unstructured":"Clarke P (2002) Chess\/checkers tool flow brings verification into play. EETimes article"},{"key":"19_CR10","unstructured":"SystemC Modeling, Synthesis, and Verification in Catapult C, Mentor Graphics Corporation, 8005 SW Boeckman Road, Wilsonville, Oregon, USA. [online] Available: http:\/\/www.mentor.com\/products\/esl\/techpubs\/"},{"key":"19_CR11","unstructured":"Mitrionics (2008) Low power hybrid computing for efficient software acceleration. White paper"},{"key":"19_CR12","unstructured":"Pellerin D, Thibault EA (2005) Practical FPGA programming in C, Prentice Hall"},{"key":"19_CR13","unstructured":"University of Newcastle upon Tyne (2003) Matlab\/Simulink tutorial"},{"key":"19_CR14","doi-asserted-by":"crossref","DOI":"10.1515\/9781400880041","volume-title":"Auxiliary signal design for failure detection","author":"SL Campbell","year":"2004","unstructured":"Campbell SL, Nikoukhah R (2004) Auxiliary signal design for failure detection. Princeton University Press, Princeton"},{"key":"19_CR15","unstructured":"Bergmann J, McCoy D (2004) Sourcery VSIPL++\u00a0HPEC benchmark performance. HPCMP-UGC '06 Proceedings of the HPCMP Users Group Conference"},{"key":"19_CR16","unstructured":"Snir M, Otto S, Huss-Lederman S, Walker D, Dongarra J, MPI the complete reference. [online] Available: http:\/\/www.netlib.org\/utk\/papers\/mpi-book\/mpi-book.html"},{"key":"19_CR17","volume-title":"Using openMP: portable shared memory parallel programming","author":"B Chapman","year":"2008","unstructured":"Chapman B, Jost G, van der Pas R, Kuck DJ (2008) Using openMP: portable shared memory parallel programming. MIT Press, Cambridge"},{"key":"19_CR18","unstructured":"Fowler M (2008) UML distilled: a brief guide to the standard object modeling language. Published September 25th 2003 by Addison-Wesley Professional"},{"key":"19_CR19","volume-title":"Systems engineering with SysML\/UML: modeling analysis, design","author":"T Weilkiens","year":"2006","unstructured":"Weilkiens T (2006) Systems engineering with SysML\/UML: modeling analysis, design. H\u00fcthing, Heidelberg"},{"key":"19_CR20","unstructured":"PACT XPP Technologies (2005) PACT software design system XPP-IIb (PSDS XPP-IIb)\u2014programming tutorial. Version 3.2, November 2005"},{"key":"19_CR21","unstructured":"Stitt G, Grattan B, Villarreal J, Vahid F (2002) Using on-chip configurable logic to reduce embedded system software energy. IEEE symposium on field-programmable custom computing machines, Napa Valley, USA"},{"key":"19_CR22","unstructured":"Baron M (2004) M2000\u2019s spherical FPGA cores. MicroProcessor report, Dec 2004"},{"key":"19_CR23","doi-asserted-by":"crossref","unstructured":"Coppola M, Locatelli R, Maruccia G, Pieralisi L, Scandurra A (2004) Spidergon: a novel on-chip communication network. Proceedings of the international symposium on system-on-chip, pp 16\u201318","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"19_CR24","doi-asserted-by":"crossref","unstructured":"Whitty S, Ernst R (2008) A bandwidth optimized SDRAM controller for the MORPHEUS reconfigurable architecture. In: Proceedings of the IEEE parallel and distributed processing symposium (IPDPS)","DOI":"10.1109\/IPDPS.2008.4536536"},{"key":"19_CR25","unstructured":"Amar A, Boulet P, Dumont P, Projection of the array-OL specification language onto the Kahn process network computation model. [online] Available: http:\/\/hal.archives-ouvertes.fr\/docs\/00\/07\/04\/91\/PDF\/RR-5515.pdf"},{"key":"19_CR26","unstructured":"CRITICALBLUE (2005) Boosting software processing performance with co-processor synthesis. White paper"},{"key":"19_CR27","doi-asserted-by":"crossref","unstructured":"Whitty S, Sahlbach H, Hurlburt B, Putzke-R\u00f6ming W, Ernst R (2010) Application-specific memory performance of a heterogeneous reconfigurable architecture. In: Proceedings of design, automation and test in Europe (DATE)","DOI":"10.1109\/DATE.2010.5457174"}],"container-title":["Lecture Notes in Electrical Engineering","VLSI 2010 Annual Symposium"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-007-1488-5_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,18]],"date-time":"2023-02-18T18:20:32Z","timestamp":1676744432000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-94-007-1488-5_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9789400714878","9789400714885"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-94-007-1488-5_19","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2011]]},"assertion":[{"value":"8 September 2011","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}