{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T22:38:44Z","timestamp":1743028724912,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":10,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789400714878"},{"type":"electronic","value":"9789400714885"}],"license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011]]},"DOI":"10.1007\/978-94-007-1488-5_8","type":"book-chapter","created":{"date-parts":[[2011,9,7]],"date-time":"2011-09-07T06:42:15Z","timestamp":1315377735000},"page":"133-149","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["A Scalable Bandwidth-Aware Architecture for Connected Component Labeling"],"prefix":"10.1007","author":[{"given":"Vikram Sampath","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Irick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed Al","family":"Maashri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,9,8]]},"reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Kumar VS, Irick K, Al Maashri A , Narayanan VK (2010) A Scalable bandwidth aware architecture for connected component labeling, Proceeding ISVLSI","DOI":"10.1109\/ISVLSI.2010.89"},{"issue":"4","key":"8_CR2","doi-asserted-by":"publisher","first-page":"471","DOI":"10.1145\/321356.321357","volume":"13","author":"A Rosenfeld","year":"1966","unstructured":"Rosenfeld A, Pfaltz J (1966) Sequential operations in digital picture processing. J ACM 13(4):471\u2013494","journal-title":"J ACM"},{"key":"8_CR3","unstructured":"Bailey DG (1991) Raster based region growing. In: Proceedings of the 6th New Zealand image processing workshop, Lower Hutt, New Zealand, August , pp 21\u201326"},{"key":"8_CR4","unstructured":"Ashley R, Ranganathan N (1997) C3L: A chip for connected component labeling. In: the Proceedings of the 10th international conference on VLSI design: VLSI in Multimedia Applications, p 446. 4\u20137 Jan"},{"issue":"10","key":"8_CR5","doi-asserted-by":"publisher","first-page":"1014","DOI":"10.1109\/34.159904","volume":"14","author":"HM Alnuweiti","year":"1992","unstructured":"Alnuweiti HM, Prasanna VK (1992) Parallel architectures and algorithms for image component labeling. IEEE Trans Pattern Anal Machine Intell 14(10):1014\u20131034","journal-title":"IEEE Trans Pattern Anal Machine Intell"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Crookes D, Benkrid K (1999) An FPGA implementation of image component labeling. In: Reconfigurable technology: FPGAs for computing and applications, SPIE 3844:17\u201323. Aug","DOI":"10.1117\/12.359538"},{"key":"8_CR7","unstructured":"Bailey DG, Johnston CT (2007) Single pass connected components analysis. In: Image and vision computing, New Zealand, Hamilton, New Zealand, pp 282\u2013287. 6, 7 Dec"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Johnston CT, Bailey DG (2008) FPGA implementation of a single pass connected components algorithm, In: IEEE international symposium on electronic design, test and applications (DELTA 2008), Hong Kong, pp 228\u2013231. 23\u201325 Jan","DOI":"10.1109\/DELTA.2008.21"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Jablonski M, Gorgon M (2004) Handel-C implementation of classical component labeling algorithm. In: Euromicro Symposium on Digital System Design (DSD 2004), Rennes, France, 387\u2013393 (31 August-3 September 2004)","DOI":"10.1109\/DSD.2004.1333301"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Appiah K, Hunter A, Dickinson P, Owens J (2008) A run-length based connected component algorithm for FPGA implementation. In: International Conference on Field-Programmable Technology, Taipei, Taiwan. 7\u201310th Dec","DOI":"10.1109\/FPT.2008.4762381"}],"container-title":["Lecture Notes in Electrical Engineering","VLSI 2010 Annual Symposium"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-007-1488-5_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,9]],"date-time":"2025-03-09T22:11:43Z","timestamp":1741558303000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-94-007-1488-5_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"ISBN":["9789400714878","9789400714885"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-94-007-1488-5_8","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2011]]},"assertion":[{"value":"8 September 2011","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}