{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T20:07:43Z","timestamp":1743019663668,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":10,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789400772618"},{"type":"electronic","value":"9789400772625"}],"license":[{"start":{"date-parts":[[2013,11,13]],"date-time":"2013-11-13T00:00:00Z","timestamp":1384300800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2013,11,13]],"date-time":"2013-11-13T00:00:00Z","timestamp":1384300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-94-007-7262-5_35","type":"book-chapter","created":{"date-parts":[[2013,11,12]],"date-time":"2013-11-12T17:02:50Z","timestamp":1384275770000},"page":"301-309","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["3D Bidirectional-Channel Routing Algorithm for Network-Based Many-Core Embedded Systems"],"prefix":"10.1007","author":[{"given":"Wen-Chung","family":"Tsai","sequence":"first","affiliation":[]},{"given":"Yi-Yao","family":"Weng","sequence":"additional","affiliation":[]},{"given":"Chun-Jen","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Sao-Jie","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yu-Hen","family":"Hu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,11,13]]},"reference":[{"key":"35_CR1","unstructured":"Dally WJ, Towles B (2011) Route packets, not wires: on-chip interconnection networks. In: Proceedings of the design automation conference, pp 684\u2013689"},{"issue":"1","key":"35_CR2","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, DeMicheli G (2002) Networks in chips: a new SoC paradigm. IEEE Comput 35(1):70\u201378","journal-title":"IEEE Comput"},{"key":"35_CR3","doi-asserted-by":"crossref","unstructured":"Jantsch A, Tenhunen H, Ebrary I (2003) Networks on chip. Kluwer Academic Publishers, Dordrecht","DOI":"10.1007\/b105353"},{"key":"35_CR4","doi-asserted-by":"crossref","unstructured":"Lan YC, Lo SH, Hu YH, Chen SJ (2009) BiNoC: a bidirectional NoC architecture with dynamic self-reconfigurable channel. In: Proceedings of the 3rd ACM\/IEEE international symposium on network-on-chip, San Diego, pp 266\u2013275","DOI":"10.1109\/NOCS.2009.5071476"},{"issue":"3","key":"35_CR5","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1109\/TCAD.2010.2086930","volume":"20","author":"YC Lan","year":"2011","unstructured":"Lan YC, Lin HA, Lo SH, Hu YH, Chen SJ (2011) A bidirectional NoC (BiNoC) architecture with dynamic self-reconfigurable channel. IEEE Trans Comput Aided Des Integr Circuits Syst 20(3):427\u2013440","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"35_CR6","doi-asserted-by":"crossref","unstructured":"Lo SH, Lan YC, Yeh HH, Tsai WC, Hu YH, Chen SJ (2010) QoS aware BiNoC architecture. In: Proceedings of the 24th IEEE international parallel & distributed processing symposium, Atlanta, pp 1\u201310","DOI":"10.1109\/IPDPS.2010.5470359"},{"key":"35_CR7","unstructured":"Tsai WC, Zheng DY, Chen SJ, Hu YH (2001) A fault-tolerant NoC scheme using bidirectional channel. In: Proceedings of the 48th design automation conference, San Diego, pp 918\u2013923"},{"issue":"5","key":"35_CR8","doi-asserted-by":"publisher","first-page":"874","DOI":"10.1145\/185675.185682","volume":"41","author":"CJ Glass","year":"1994","unstructured":"Glass CJ, Ni LM (1994) The turn model for adaptive routing. J ACM 41(5):874\u2013902","journal-title":"J ACM"},{"issue":"7","key":"35_CR9","doi-asserted-by":"publisher","first-page":"729","DOI":"10.1109\/71.877831","volume":"11","author":"GM Chiu","year":"2000","unstructured":"Chiu GM (2000) The odd\u2013even turn model for adaptive routing. IEEE Trans Parallel Distrib Syst 11(7):729\u2013738","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"5","key":"35_CR10","doi-asserted-by":"crossref","first-page":"547","DOI":"10.1109\/TC.1987.1676939","volume":"-36","author":"WJ Dally","year":"1987","unstructured":"Dally WJ, Seitz CL (1987) Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans Comput C-36(5):547\u2013553","journal-title":"IEEE Trans Comput C"}],"container-title":["Lecture Notes in Electrical Engineering","Advanced Technologies, Embedded and Multimedia for Human-centric Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-007-7262-5_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T17:50:30Z","timestamp":1676829030000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-94-007-7262-5_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11,13]]},"ISBN":["9789400772618","9789400772625"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-94-007-7262-5_35","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2013,11,13]]},"assertion":[{"value":"13 November 2013","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}