{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T13:54:10Z","timestamp":1725890050059},"publisher-location":"Dordrecht","reference-count":23,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789048141944"},{"type":"electronic","value":"9789401579759"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1992]]},"DOI":"10.1007\/978-94-015-7975-9_13","type":"book-chapter","created":{"date-parts":[[2013,1,21]],"date-time":"2013-01-21T17:21:53Z","timestamp":1358788913000},"page":"181-199","source":"Crossref","is-referenced-by-count":7,"title":["Rough Sets and Some Aspects of Logic Synthesis"],"prefix":"10.1007","author":[{"given":"Tadeusz","family":"\u0141uba","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janusz","family":"Rybnik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Brayton R.K.,Hachtel G.D.,McMullen C.T., Sangiovanni-Vincentelli A. (1984) Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publ.","DOI":"10.1007\/978-1-4613-2821-6"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Brown F.M., (1990). Boolean Reasoning. The Logic of Boolean Equations. Kluwer Academic Publ.","DOI":"10.1007\/978-1-4757-2078-5"},{"issue":"10","key":"13_CR3","doi-asserted-by":"publisher","first-page":"1293","DOI":"10.1109\/12.5993","volume":"37","author":"K Fang","year":"1988","unstructured":"Fang K., W\u00f3jcik A.S., (1988). Modular Decomposition of Combinational Multiple-Valued Circuits. IEEE Trans. on Computers, vol 37,No. 10, 1293\u20131301","journal-title":"IEEE Trans. on Computers"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Grzymala-Busse J.W. and Pawlak Z.,(1984).On Some Subset of the Partition Set.Fundamenta Informaticae VII.3, 483\u2013488.","DOI":"10.3233\/FI-1984-7405"},{"key":"13_CR5","unstructured":"Hartmanis J. and Stearns R.E.,(1966). Algebraic Structure Theory of Sequential Machines. Prentice\u2014Hall."},{"key":"13_CR6","unstructured":"Hurley R.B.,(1983). Decision Tables in Software Engineering. Van Nostrand Reinhold Company, New York."},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Jasinski K., Luba T., Kalinowski J.,(1989). Parallel Decomposition in Logic Synthesis. Proc.l5th European Solid-State Circuits Conf.,113\u2013116.","DOI":"10.1109\/ESSCIRC.1989.5468151"},{"key":"13_CR8","unstructured":"Jasinski K., Luba T., Kalinowski J.,(1991). CAD Tools for PLD Implementation of ASICs. Proc. of Second Eurochip Workshop on VLSI Design Training,Grenoble, 225\u2013230."},{"key":"13_CR9","first-page":"1041","volume":"4","author":"T Luba","year":"1986","unstructured":"Luba T., (1986). A Uniform Method of Boolean Function Decomposition. Rozprawy Elektrotechniczne (Journal of the Polish Academy of Science), No. 4, 1041\u20131054.","journal-title":"Rozprawy Elektrotechniczne (Journal of the Polish Academy of Science)"},{"key":"13_CR10","unstructured":"Luba T., Kalinowski J., Jasinski K., Krasniewski A., (1991). Combining Serial Decomposition with Topological Partitioning for Effective Multi-Level PLA Implementations. In Logic and Architecture Synthesis, P.Michel and G.Saucier (Editors), Elsevier Science Publishers B. V. (North-Holland)."},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Luba T., Kalinowski J., Jasinski K., (1991). PLATO: A CAD Tool for Logic Synthesis Based on Decomposition. Proc. of European Conference on Design Automation, 65\u201369.","DOI":"10.1109\/EDAC.1991.206361"},{"key":"13_CR12","volume-title":"Institute of Teclecommunications.No.39","author":"T Luba","year":"1991","unstructured":"Luba T., Janowski J., Rybnik J., (1991). Relations Between Multiple-Valued Logic and Decision Logic with Respect to Rough Set Theory Semantic. Research Report, Institute of Teclecommunications.No.39."},{"key":"13_CR13","volume-title":"Paris (to appear)","author":"T Luba","year":"1992","unstructured":"Luba T., Markowski M.A., Zbierzchowski B., (1992). Logic Decomposition for Programmable Gate Arrays. Proc. of Euro-ASIC\u201992, Paris (to appear)."},{"key":"13_CR14","unstructured":"McCluskey E.J., (1986). Logic Design Principles. With Emphasis on Testable Semicustom Circuits. Prentice\u2014Hall."},{"key":"13_CR15","unstructured":"Pawlak Z., (1983),Informations Systems. Theoretical Foundations.(in Polish) WNT."},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"Pawlak Z., (1991). Rough Sets. Theoretical Aspects of Reasoning about Data. Kluwer Academic Publishers.","DOI":"10.1007\/978-94-011-3534-4"},{"key":"13_CR17","unstructured":"Rudell R.L, Sangiovanni-Vincentelli A.,(1987). Multiple-Valued Minimization for PLA Optimization. IEEE Transactions on Computer\u2014Aided Design."},{"key":"13_CR18","unstructured":"Rybnik J.,(1990). Minimizations of Partially Defined Switching Functions Using Rough Sets Theory. Manuscript."},{"key":"13_CR19","doi-asserted-by":"crossref","first-page":"582","DOI":"10.1109\/12.21150","volume":"4","author":"T. Sasao","year":"1989","unstructured":"Sasao T.,(1989). On the Optimal Design of MultipleValued PLA\u2019s. IEEE Trans. on Computers, Vol.38, No. 4, 582\u2013592.","journal-title":"IEEE Trans. on Computers"},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"Sasao T.,(1988). Multiple\u2014Valued Logic and Optimization of Programmable Logic Arrays. Computer.","DOI":"10.1109\/2.52"},{"key":"13_CR21","doi-asserted-by":"crossref","unstructured":"Sasao T.,(1984). Input Variable Assignment and Output Phase Optimization of PLA\u2019s. IEEE Transactions on Computers.","DOI":"10.1109\/TC.1984.1676349"},{"key":"13_CR22","volume-title":"Institute of Computer Science.l","author":"A Skowron","year":"1991","unstructured":"Skowron A. and Rauszer C., (1991). The Discernibility Matrices and Functions in Information Systems. ICS Report., Institute of Computer Science.l."},{"key":"13_CR23","doi-asserted-by":"crossref","first-page":"901","DOI":"10.1109\/43.31549","volume":"8","author":"D. Varma","year":"1989","unstructured":"Varma D., Trachtenberg E.A.,(1989). Design Automation Tools for Efficient Implementation of Logic Functions by Decomposition. IEEE Trans. on CAD 8, No. 8, 901\u2013916.","journal-title":"IEEE Trans. on CAD"}],"container-title":["Intelligent Decision Support"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-015-7975-9_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,6]],"date-time":"2022-02-06T11:02:05Z","timestamp":1644145325000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-015-7975-9_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992]]},"ISBN":["9789048141944","9789401579759"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-94-015-7975-9_13","relation":{},"subject":[],"published":{"date-parts":[[1992]]}}}