{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T20:49:21Z","timestamp":1742935761262,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":26,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401772662"},{"type":"electronic","value":"9789401772679"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_1","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T09:54:06Z","timestamp":1506419646000},"page":"951-981","source":"Crossref","is-referenced-by-count":3,"title":["HOPES: Programming Platform Approach for Embedded Systems Design"],"prefix":"10.1007","author":[{"given":"Soonhoi","family":"Ha","sequence":"first","affiliation":[]},{"given":"Hanwoong","family":"Jung","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"issue":"10","key":"1_CR1","doi-asserted-by":"publisher","first-page":"2408","DOI":"10.1109\/78.950795","volume":"49","author":"B Bhattacharya","year":"2001","unstructured":"Bhattacharya B, Bhattacharyya SS (2001) Parameterized dataflow modeling for DSP systems. IEEE Trans Signal Process 49(10):2408\u20132421. doi: 10.1109\/78.950795","journal-title":"IEEE Trans Signal Process"},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Buck JT (1993) Scheduling dynamic dataflow graphs with bounded memory using the token flow model. Technical report, Department of EECS, UC Berkeley, Berkeley. Technical report UCB\/ERL 93\/69, Ph.D dissertation","DOI":"10.1109\/ICASSP.1993.319147"},{"issue":"2","key":"1_CR3","first-page":"155","volume":"4","author":"JT Buck","year":"1994","unstructured":"Buck JT, Ha S, Lee EA, Messerschmitt DG (1994) Ptolemy: a framework for simulating and prototyping heterogenous systems. Int J Comput Simul 4(2):155\u2013182","journal-title":"Int J Comput Simul"},{"issue":"1","key":"1_CR4","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/JPROC.2011.2161237","volume":"100","author":"J Eidson","year":"2012","unstructured":"Eidson J, Lee EA, Matic Slobodan SSA, Zou J (2012) Distributed real-time software for cyber-physical systems. Proc IEEE 100(1):45-59","journal-title":"Proc IEEE"},{"issue":"6","key":"1_CR5","doi-asserted-by":"crossref","first-page":"742","DOI":"10.1109\/43.766725","volume":"18","author":"A Girault","year":"1999","unstructured":"Girault A, Lee B, Lee E (1999) Hierarchical finite state machines with multiple concurrency models. IEEE Trans Comput Aided Des Integr Circuits Syst 18(6):742\u2013760","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"1_CR6","first-page":"7","volume-title":"The CompSOC design flow for virtual execution platforms. In: Proceedings of the 10th FPGAworld conference","author":"S Goossens","year":"2013","unstructured":"Goossens S, Akesson B, Koedam M, Nejad AB, Nelson A, Goossens K (2013) The CompSOC design flow for virtual execution platforms. In: Proceedings of the 10th FPGAworld conference. ACM, p\u00a07"},{"key":"1_CR7","doi-asserted-by":"publisher","unstructured":"Ha S, Kim S, Lee C, Yi Y, Kwon S, Joo YP (2008) Peace: a hardware-software codesign environment for multimedia embedded systems. ACM Trans Des Autom Electron Syst 12(3):24:1\u201324:25. doi: 10.1145\/1255456.1255461","DOI":"10.1145\/1255456.1255461"},{"issue":"4","key":"1_CR8","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1145\/235321.235322","volume":"5","author":"D Harel","year":"1996","unstructured":"Harel D, Naamad A (1996) The STATEMATE semantics of statecharts. ACM Trans Softw Eng Methodol (TOSEM) 5(4):293\u2013333","journal-title":"ACM Trans Softw Eng Methodol (TOSEM)"},{"issue":"1","key":"1_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2007\/47580","volume":"2007","author":"C Haubelt","year":"2007","unstructured":"Haubelt C, Falk J, Keinert J, Schlichter T, Streub\u00fchr M, Deyhle A, Hadert A, Teich J (2007) A SystemC-based design methodology for digital signal processing systems. EURASIP J Embed Syst 2007(1):1\u201322. doi: 10.1155\/2007\/47580","journal-title":"EURASIP J Embed Syst"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Jung H, Lee C, Kang SH, Kim S, Oh H, Ha S (2014) Dynamic behavior specification and dynamic mapping for real-time embedded systems: HOPES approach. ACM Trans Embed Comput Syst (TECS) 13:135:1\u2013135:26","DOI":"10.1145\/2584658"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Jung H, Oh H, Ha S (2017) Multiprocessor scheduling of a multi-mode dataflow graph considering mode transition delay. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 22, 2, Article 37","DOI":"10.1145\/2997645"},{"issue":"2","key":"1_CR12","doi-asserted-by":"publisher","first-page":"281","DOI":"10.1145\/1151074.1151077","volume":"5","author":"T Kangas","year":"2006","unstructured":"Kangas T, Kukkala P, Orsila H, Salminen E, H\u00e4nnik\u00e4inen M, H\u00e4m\u00e4l\u00e4inen TD, Riihim\u00e4ki J, Kuusilinna K (2006) Uml-based multiprocessor soc design framework. ACM Trans Embed Comput Syst 5(2):281\u2013320. doi: 10.1145\/1151074.1151077","journal-title":"ACM Trans Embed Comput Syst"},{"key":"1_CR13","doi-asserted-by":"publisher","first-page":"338","DOI":"10.1109\/ASAP.1997.606839","volume-title":"An approach for quantitative analysis of application-specific dataflow architectures","author":"B Kienhuis","year":"1997","unstructured":"Kienhuis B, Deprettere E, Vissers K, Wolf PVD (1997) An approach for quantitative analysis of application-specific dataflow architectures. In: Proceedings of the IEEE international conference on application-specific systems, architectures and processors, pp\u00a0338\u2013349. doi: 10.1109\/ASAP.1997.606839"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Kim J, Oh H, Choi J, Ha H, Ha S (2013) A novel analytical method for worst case response time estimation of distributed embedded systems. In: Proceedings of the design automation conference (DAC), Austin, pp\u00a01\u201310","DOI":"10.1145\/2463209.2488893"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Kwon S, Kim Y, Jeun WC, Ha S, Paek Y (2008) A retargetable parallel programming framework for MPSoC. ACM Trans Des Autom Electron Syst (TODAES) 13:39:1\u201339:18","DOI":"10.1145\/1367045.1367048"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"Lee C, Kim H, Park H, Kim S, Oh H, Ha S (2010) A task remapping technique for reliable multi-core embedded systems. In: Proceedings of the international conference on hardware\/software codesign and system synthesis (CODES+ISSS), Scottsdale, pp\u00a0307\u2013316","DOI":"10.1145\/1878961.1879014"},{"issue":"9","key":"1_CR17","doi-asserted-by":"crossref","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","volume":"75","author":"EA Lee","year":"1987","unstructured":"Lee EA, Messerschmitt DG (1987) Synchronous data flow. Proc IEEE 75(9):1235\u20131245","journal-title":"Proc IEEE"},{"issue":"5","key":"1_CR18","doi-asserted-by":"publisher","first-page":"519","DOI":"10.1109\/41.538609","volume":"43","author":"KF Man","year":"1996","unstructured":"Man KF, Tang KS, Kwong S (1996) Genetic algorithms: concepts and applications [in engineering design]. IEEE Trans Ind Electron 43(5):519\u2013534. doi: 10.1109\/41.538609","journal-title":"IEEE Trans Ind Electron"},{"key":"1_CR19","first-page":"574","volume-title":"Daedalus: toward composable multimedia MP-SoC design","author":"H Nikolov","year":"2008","unstructured":"Nikolov H, Thompson M, Stefanov T, Pimentel A, Polstra S, Bose R, Zissulescu C, Deprettere E (2008) Daedalus: toward composable multimedia MP-SoC design. In: Proceedings of the design automation conference, pp\u00a0574\u2013579"},{"key":"1_CR20","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1109\/TII.2011.2123905","volume":"7","author":"Park Hw","year":"2011","unstructured":"Park Hw, Jung H, Oh H, Ha S (2011) Library support in an actor-based parallel programming platform. IEEE Trans Ind Inf 7:340\u2013353","journal-title":"IEEE Trans Ind Inf"},{"key":"1_CR21","doi-asserted-by":"crossref","unstructured":"Schor L, Bacivarov I, Rai D, Yang H, Kang SH, Thiele L (2012) Scenario-based design flow for mapping streaming applications onto on-chip many-core systems. In: Proceedings of the international conference on compilers architecture and synthesis for embedded systems (CASES), pp\u00a071\u201380","DOI":"10.1145\/2380403.2380422"},{"key":"1_CR22","doi-asserted-by":"publisher","unstructured":"Stuijk S, Geilen M, Theelen BD, Basten T (2011) Scenario-Aware dataflow: modeling, analysis and implementation of dynamic applications. In: Proceedings of the international conference on embedded computer systems: architectures, modeling, and simulation, ICSAMOS\u201911. IEEE Computer Society, pp\u00a0404\u2013411. doi: 10.1109\/SAMOS.2011.6045491","DOI":"10.1109\/SAMOS.2011.6045491"},{"key":"1_CR23","doi-asserted-by":"publisher","unstructured":"Theelen BD, Geilen M, Basten T, Voeten J, Gheorghita SV, Stuijk S (2006) A Scenario-aware data flow model for combined long-run average and worst-case performance analysis. In: Proceedings of international conference on formal methods and models for co-design, MEMOCODE\u201906. IEEE Computer Society, pp\u00a0185\u2013194. doi: 10.1109\/MEMCOD.2006.1695924","DOI":"10.1109\/MEMCOD.2006.1695924"},{"key":"1_CR24","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/ACSD.2007.53","volume-title":"Mapping applications to tiled multiprocessor embedded systems","author":"L Thiele","year":"2007","unstructured":"Thiele L, Bacivarov I, Haid W, Huang K (2007) Mapping applications to tiled multiprocessor embedded systems. In: International conference on application of concurrency to system design, pp\u00a029\u201340. doi: 10.1109\/ACSD.2007.53"},{"key":"1_CR25","first-page":"558","volume-title":"White JK","author":"L Thiele","year":"1999","unstructured":"Thiele L, Strehl K, Ziegenbein D, Ernst R, Teich J (1999) FunState\u2013an internal design representation for codesign. In: White JK, Sentovich E (eds) ICCAD. IEEE, pp\u00a0558\u2013565"},{"key":"1_CR26","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1109\/TCAD.2011.2167329","volume":"31","author":"D Yun","year":"2012","unstructured":"Yun D, Kim S, Ha S (2012) A parallel simulation technique for multicore embedded systems and its performance analysis. IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD) 31:121\u2013131","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD)"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T20:08:48Z","timestamp":1570133328000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_1","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}