{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T02:07:51Z","timestamp":1742954871667,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":68,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401772662"},{"type":"electronic","value":"9789401772679"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_11","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T09:54:06Z","timestamp":1506419646000},"page":"301-332","source":"Crossref","is-referenced-by-count":0,"title":["Design Space Exploration and Run-Time Adaptation for Multicore Resource Management Under Performance and Power Constraints"],"prefix":"10.1007","author":[{"given":"Santiago","family":"Pagani","sequence":"first","affiliation":[]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[]},{"given":"J\u00f6rg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"11_CR1","doi-asserted-by":"publisher","unstructured":"Al\u00a0Faruque MA, Krist R, Henkel J (2008) ADAM: run-time agent-based distributed application mapping for on-chipcommunication. In: Proceedings of the 45th IEEE\/ACM design automation conference (DAC), pp\u00a0760\u2013765. doi:\n            10.1145\/1391469.1391664","DOI":"10.1145\/1391469.1391664"},{"key":"11_CR2","doi-asserted-by":"crossref","unstructured":"Aydin H, Yang Q (2003) Energy-aware partitioning for multiprocessor real-time systems. In: Proceedings of 17th international parallel and distributed processing symposium (IPDPS), pp\u00a0113\u2013121","DOI":"10.1109\/IPDPS.2003.1213225"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Bienia C, Kumar S, Singh JP, Li K (2008) The PARSEC benchmark suite: characterization and architectural implications. In: Proceedings of the 17th international conference on parallel architectures and compilation techniques (PACT), pp\u00a072\u201381","DOI":"10.1145\/1454115.1454128"},{"issue":"2","key":"11_CR4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G, Reinhardt SK, Saidi A, Basu A, Hestness J, Hower DR, Krishna T, Sardashti S, Sen R, Sewell K, Shoaib M, Vaish N, Hill MD, Wood DA (2011) The gem5 simulator. ACM SIGARCH Comput Archit News 39(2):1\u20137","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"11_CR5","doi-asserted-by":"publisher","unstructured":"Carlson TE, Heirman W, Eyerman S, Hur I, Eeckhout L (2014) An evaluation of high-level mechanistic core models. ACM Trans Archit Code Optim (TACO) 11(3):28:1\u201328:25. doi:\n            10.1145\/2629677","DOI":"10.1145\/2629677"},{"key":"11_CR6","volume-title":"First the tick, now the tock: intel microarchitecture (Nehalem)","author":"J Casazza","year":"2009","unstructured":"Casazza J (2009) First the tick, now the tock: intel microarchitecture (Nehalem). White paper, Intel Corporation"},{"key":"11_CR7","doi-asserted-by":"publisher","unstructured":"Ceng J, Castrillon J, Sheng W, Scharw\u00e4chter H, Leupers R, Ascheid G, Meyr H, Isshiki T, Kunieda H (2008) MAPS: an integrated framework for MPSoC application parallelization. In: Proceedings of the 45th IEEE\/ACM design automation conference (DAC), pp\u00a0754\u2013759. doi:\n            10.1145\/1391469.1391663","DOI":"10.1145\/1391469.1391663"},{"key":"11_CR8","first-page":"188","volume-title":"Evaluation of the Intel core i7 turbo boost feature","author":"J Charles","year":"2009","unstructured":"Charles J, Jassi P, Ananth NS, Sadat A, Fedorova A (2009) Evaluation of the Intel core i7 turbo boost feature. In: IISWC, pp\u00a0188\u2013197"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Chen JJ, Hsu HR, Kuo TW (2006) Leakage-aware energy-efficient scheduling of real-time tasks in multiprocessor systems. In: Proceedings of the 12th IEEE real-time and embedded technology and applications symposium (RTAS), pp\u00a0408\u2013417","DOI":"10.1109\/RTAS.2006.25"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Chen JJ, Thiele L (2010) Energy-efficient scheduling on homogeneous multiprocessor platforms. In: Proceedings of the ACM symposium on applied computing (SAC), pp\u00a0542\u2013549","DOI":"10.1145\/1774088.1774198"},{"key":"11_CR11","doi-asserted-by":"publisher","unstructured":"Choi J, Oh H, Kim S, Ha S (2012) Executing synchronous dataflow graphs on a SPM-based multicore architecture. In: Proceedings of the 49th IEEE\/ACM design automation conference (DAC), pp\u00a0664\u2013671. doi:\n            10.1145\/2228360.2228480","DOI":"10.1145\/2228360.2228480"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Devadas V, Aydin H (2010) Coordinated power management of periodic real-time tasks on chip multiprocessors. In: Proceedings of the international conference on green computing (GREENCOMP), pp\u00a061\u201372","DOI":"10.1109\/GREENCOMP.2010.5598261"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Elewi A, Shalan M, Awadalla M, Saad EM (2014) Energy-efficient task allocation techniques for asymmetric multiprocessor embedded systems. ACM Trans Embed Comput Syst (TECS) 13(2s):71:1\u201371:27","DOI":"10.1145\/2544375.2544391"},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"Grenat A, Pant S, Rachala R, Naffziger S (2014) 5.6 adaptive clocking system for improved power efficiency in a 28nm x86-64 microprocessor. In: IEEE international solid-state circuits conference digest of technical papers (ISSCC), pp\u00a0106\u2013107","DOI":"10.1109\/ISSCC.2014.6757358"},{"issue":"12","key":"11_CR15","doi-asserted-by":"crossref","first-page":"1682","DOI":"10.1109\/TC.2012.136","volume":"61","author":"JJ Han","year":"2012","unstructured":"Han JJ, Wu X, Zhu D, Jin H, Yang L, Gaudiot JL (2012) Synchronization-aware energy management for vfi-based multicore real-time systems. IEEE Trans Comput (TC) 61(12):1682\u20131696","journal-title":"IEEE Trans Comput (TC)"},{"issue":"11","key":"11_CR16","doi-asserted-by":"crossref","first-page":"1677","DOI":"10.1109\/TCAD.2011.2161308","volume":"30","author":"V Hanumaiah","year":"2011","unstructured":"Hanumaiah V, Vrudhula S, Chatha KS (2011) Performance optimal online DVFS and task migration techniques for thermally constrained multi-core processors. Trans Comput Aided Des Integr Circuits Syst (TCAD) 30(11):1677\u20131690","journal-title":"Trans Comput Aided Des Integr Circuits Syst (TCAD)"},{"key":"11_CR17","doi-asserted-by":"publisher","unstructured":"Henkel J, Khdr H, Pagani S, Shafique M (2015) New trends in dark silicon. In: Proceedings of the 52nd ACM\/EDAC\/IEEE design automation conference (DAC), pp\u00a0119:1\u2013119:6. doi:\n            10.1145\/2744769.2747938","DOI":"10.1145\/2744769.2747938"},{"key":"11_CR18","doi-asserted-by":"crossref","unstructured":"Herbert S, Marculescu D (2007) Analysis of dynamic voltage\/frequency scaling in chip-multiprocessors. In: Proceedings of the international symposium on low power electronics and design (ISLPED), pp\u00a038\u201343","DOI":"10.1145\/1283780.1283790"},{"issue":"1","key":"11_CR19","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1109\/JSSC.2010.2079450","volume":"46","author":"J Howard","year":"2011","unstructured":"Howard J, Dighe S, Vangal S, Ruhl G, Borkar N, Jain S, Erraguntla V, Konow M, Riepen M, Gries M, Droege G, Lund-Larsen T, Steibl S, Borkar S, De V, Van Der\u00a0Wijngaart R (2011) A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling. IEEE J Solid State Circuits 46(1):173\u2013183. doi:\n            10.1109\/JSSC.2010.2079450","journal-title":"IEEE J Solid State Circuits"},{"issue":"5","key":"11_CR20","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1109\/TVLSI.2006.876103","volume":"14","author":"W Huang","year":"2006","unstructured":"Huang W, Ghosh S, Velusamy S, Sankaranarayanan K, Skadron K, Stan MR (2006) HotSpot: a compact thermal modeling methodology for early-stage VLSI design. IEEE Trans VLSI Syst 14(5):501\u2013513. doi:\n            10.1109\/TVLSI.2006.876103","journal-title":"IEEE Trans VLSI Syst"},{"key":"11_CR21","unstructured":"Intel Corporation (2007) Dual-core intel xeon processor 5100 series datasheet, revision 003"},{"key":"11_CR22","volume-title":"Intel turbo boost technology in Intel CoreTM microarchitecture (Nehalem) based processors","author":"Intel Corporation","year":"2008","unstructured":"Intel Corporation (2008) Intel turbo boost technology in Intel CoreTM microarchitecture (Nehalem) based processors. White paper"},{"key":"11_CR23","unstructured":"Intel Corporation (2010) SCC external architecture specification (EAS), revision 0.98"},{"key":"11_CR24","unstructured":"International technology roadmap for semiconductors (ITRS), 2011 edition. \n            www.itrs.net"},{"key":"11_CR25","doi-asserted-by":"publisher","unstructured":"Jahn J, Pagani S, Kobbe S, Chen JJ, Henkel J (2013) Optimizations for configuring and mapping software pipelines in manycore. In: Proceedings of the 50th IEEE\/ACM design automation conference (DAC), pp\u00a0130:1\u2013130:8. doi:\n            10.1145\/2463209.2488894","DOI":"10.1145\/2463209.2488894"},{"key":"11_CR26","doi-asserted-by":"publisher","unstructured":"Javaid H, Parameswaran S (2009) A design flow for application specific heterogeneous pipelined multiprocessor systems. In: Proceedings of the 46th IEEE\/ACM design automation conference (DAC), pp\u00a0250\u2013253. doi:\n            10.1145\/1629911.1629979","DOI":"10.1145\/1629911.1629979"},{"key":"11_CR27","doi-asserted-by":"crossref","unstructured":"Jejurikar R, Pereira C, Gupta R (2004) Leakage aware dynamic voltage scaling for real-time embedded systems. In: Proceedings of the 41st design automation conference (DAC), pp\u00a0275\u2013280","DOI":"10.1145\/996566.996650"},{"key":"11_CR28","doi-asserted-by":"publisher","unstructured":"Khdr H, Pagani S, Shafique M, Henkel J (2015) Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips. In: Proceedings of the 52nd ACM\/EDAC\/IEEE design automation conference (DAC), pp\u00a0179:1\u2013179:6. doi:\n            10.1145\/2744769.2744916","DOI":"10.1145\/2744769.2744916"},{"key":"11_CR29","unstructured":"Kong F, Yi W, Deng Q (2011) Energy-efficient scheduling of real-time tasks on cluster-based multicores. In: Proceedings of the 14th design, automation and test in Europe (DATE), pp\u00a01\u20136"},{"key":"11_CR30","doi-asserted-by":"crossref","unstructured":"Kultursay E, Swaminathan K, Saripalli V, Narayanan V, Kandemir MT, Datta S (2012) Performance enhancement under power constraints using heterogeneous CMOS-TFET multicores. In: Proceedings of the 8th international conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp\u00a0245\u2013254","DOI":"10.1145\/2380445.2380487"},{"key":"11_CR31","doi-asserted-by":"crossref","unstructured":"Li S, Ahn JH, Strong R, Brockman J, Tullsen D, Jouppi N (2009) McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: Proceedings of the 42nd annual IEEE\/ACM international symposium on microarchitecture (MICRO), pp\u00a0469\u2013480","DOI":"10.1145\/1669112.1669172"},{"key":"11_CR32","doi-asserted-by":"publisher","unstructured":"Li Y, Henkel J (1998) A framework for estimation and minimizing energy dissipation of embedded hw\/sw systems. In: Proceedings of the 35th ACM\/IEEE design automation conference (DAC), pp\u00a0188\u2013193. doi:\n            10.1145\/277044.277097","DOI":"10.1145\/277044.277097"},{"key":"11_CR33","doi-asserted-by":"publisher","unstructured":"Lin LY, Wang CY, Huang PJ, Chou CC, Jou JY (2005) Communication-driven task binding for multiprocessor with latency insensitive network-on-chip. In: The 15th Asia and South Pacific design automation conference (ASP-DAC), pp\u00a039\u201344. doi:\n            10.1145\/1120725.1120739","DOI":"10.1145\/1120725.1120739"},{"key":"11_CR34","doi-asserted-by":"publisher","unstructured":"Mallik A, Marwedel P, Soudris D, Stuijk S (2010) MNEMEE: a framework for memory management and optimization of static and dynamic data in MPSoCs. In: Proceedings of the international conference on compilers, architectures and synthesis for embedded systems (CASES), pp\u00a0257\u2013258. doi:\n            10.1145\/1878921.1878959","DOI":"10.1145\/1878921.1878959"},{"key":"11_CR35","doi-asserted-by":"publisher","unstructured":"Martin G (2006) Overview of the MPSoC design challenge. In: Proceedings of the 43rd IEEE\/ACM design automation conference (DAC), pp\u00a0274\u2013279. doi:\n            10.1109\/DAC.2006.229245","DOI":"10.1109\/DAC.2006.229245"},{"key":"11_CR36","doi-asserted-by":"crossref","unstructured":"Moreno G, de\u00a0Niz D (2012) An optimal real-time voltage and frequency scaling for uniform multiprocessors. In: Proceedings of the 18th IEEE international conference on embedded and real-time computing systems and applications (RTCSA), pp\u00a021\u201330","DOI":"10.1109\/RTCSA.2012.51"},{"key":"11_CR37","doi-asserted-by":"crossref","unstructured":"Muthukaruppan T, Pricopi M, Venkataramani V, Mitra T, Vishin S (2013) Hierarchical power management for asymmetric multi-core in dark silicon era. In: DAC, pp\u00a0174:1\u2013174:9","DOI":"10.1145\/2463209.2488949"},{"key":"11_CR38","doi-asserted-by":"crossref","unstructured":"Muthukaruppan TS, Pathania A, Mitra T (2014) Price theory based power management for heterogeneous multi-cores. In: Proceedings of the 19th international conference on architectural support for programming languages and operating systems (ASPLOS), pp\u00a0161\u2013176","DOI":"10.1145\/2541940.2541974"},{"key":"11_CR39","doi-asserted-by":"crossref","unstructured":"Nikitin N, Cortadella J (2012) Static task mapping for tiled chip multiprocessors with multiple voltage islands. In: Proceedings of the 25th international conference on architecture of computing systems (ARCS), pp\u00a050\u201362","DOI":"10.1007\/978-3-642-28293-5_5"},{"issue":"11","key":"11_CR40","doi-asserted-by":"publisher","first-page":"795","DOI":"10.1016\/j.sysarc.2007.01.013","volume":"53","author":"H Orsila","year":"2007","unstructured":"Orsila H, Kangas T, Salminen E, H\u00e4m\u00e4l\u00e4inen TD, H\u00e4nnik\u00e4inen M (2007) Automated memory-aware application distribution for multi-processor system-on-chips. J Syst Archit 53(11):795\u2013815. doi:\n            10.1016\/j.sysarc.2007.01.013","journal-title":"J Syst Archit"},{"key":"11_CR41","doi-asserted-by":"publisher","unstructured":"Pagani S, Chen JJ (2013) Energy efficiency analysis for the single frequency approximation (SFA) scheme. In: Proceedings of the 19th IEEE international conference on embedded and real-time computing systems and applications (RTCSA), pp\u00a082\u201391. doi:\n            10.1109\/RTCSA.2013.6732206","DOI":"10.1109\/RTCSA.2013.6732206"},{"key":"11_CR42","doi-asserted-by":"publisher","unstructured":"Pagani S, Chen JJ (2013) Energy efficient task partitioning based on the single frequency approximation scheme. In: Proceedings of the 34th IEEE real-time systems symposium (RTSS), pp\u00a0308\u2013318. doi:\n            10.1109\/RTSS.2013.38","DOI":"10.1109\/RTSS.2013.38"},{"issue":"9","key":"11_CR43","doi-asserted-by":"publisher","first-page":"1415","DOI":"10.1109\/TCAD.2015.2406862","volume":"34","author":"S Pagani","year":"2015","unstructured":"Pagani S, Chen JJ, Henkel J (2015) Energy and peak power efficiency analysis for the single voltage approximation (SVA) scheme. IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD) 34(9):1415\u20131428. doi:\n            10.1109\/TCAD.2015.2406862","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD)"},{"issue":"6","key":"11_CR44","doi-asserted-by":"publisher","first-page":"1608","DOI":"10.1109\/TPDS.2014.2323260","volume":"26","author":"S Pagani","year":"2015","unstructured":"Pagani S, Chen JJ, Li M (2015) Energy efficiency on multi-core architectures with multiple voltage islands. IEEE Trans Parallel Distrib Syst (TPDS) 26(6):1608\u20131621. doi:\n            10.1109\/TPDS.2014.2323260","journal-title":"IEEE Trans Parallel Distrib Syst (TPDS)"},{"key":"11_CR45","doi-asserted-by":"crossref","unstructured":"Pagani S, Chen JJ, Shafique M, Henkel J (2015) MatEx: efficient transient and peak temperature computation for compact thermal models. In: Proceedings of the 18th design, automation and test in Europe (DATE), pp\u00a01515\u20131520","DOI":"10.7873\/DATE.2015.0328"},{"key":"11_CR46","volume-title":"Thermal safe power: efficient thermal-aware power budgeting for manycore systems in dark silicon","author":"S Pagani","year":"2016","unstructured":"Pagani S, Khdr H, Chen JJ, Shafique M, Li M, Henkel J (2016) Thermal safe power: efficient thermal-aware power budgeting for manycore systems in dark silicon. In: The dark side of silicon. Springer"},{"key":"11_CR47","doi-asserted-by":"publisher","unstructured":"Pagani S, Khdr H, Munawar W, Chen JJ, Shafique M, Li M, Henkel J (2014) TSP: thermal safe power \u2013 efficient power budgeting for many-core systems in dark silicon. In: The international conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp\u00a010:1\u201310:10. doi:\n            10.1145\/2656075.2656103","DOI":"10.1145\/2656075.2656103"},{"key":"11_CR48","doi-asserted-by":"crossref","unstructured":"Pagani S, Shafique M, Khdr H, Chen JJ, Henkel J (2015) seBoost: selective boosting for heterogeneous manycores. In: Proceedings of the 10th IEEE\/ACM international conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp\u00a0104\u2013113","DOI":"10.1109\/CODESISSS.2015.7331373"},{"key":"11_CR49","doi-asserted-by":"crossref","unstructured":"Pinckney N, Sewell K, Dreslinski RG, Fick D, Mudge T, Sylvester D, Blaauw D (2012) Assessing the performance limits of parallelized near-threshold computing. In: 49th design automation conference (DAC), pp\u00a01147\u20131152","DOI":"10.1145\/2228360.2228571"},{"key":"11_CR50","doi-asserted-by":"publisher","unstructured":"Quan W, Pimentel AD (2015) A hybrid task mapping algorithm for heterogeneous MPSoCs. ACM Trans Embed Comput Syst (TECS) 14(1):14:1\u201314:25. doi:\n            10.1145\/2680542","DOI":"10.1145\/2680542"},{"key":"11_CR51","doi-asserted-by":"crossref","unstructured":"Raghavan A, Luo Y, Chandawalla A, Papaefthymiou M, Pipe KP, Wenisch TF, Martin MMK (2012) Computational sprinting. In: Proceedings of the IEEE 18th international symposium on high-performance computer architecture (HPCA), pp\u00a01\u201312","DOI":"10.1109\/HPCA.2012.6169031"},{"key":"11_CR52","first-page":"39","volume-title":"Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors","author":"B Raghunathan","year":"2013","unstructured":"Raghunathan B, Turakhia Y, Garg S, Marculescu D (2013) Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors. In: DATE, pp\u00a039\u201344"},{"issue":"2","key":"11_CR53","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/MM.2012.12","volume":"32","author":"E Rotem","year":"2012","unstructured":"Rotem E, Naveh A, Rajwan D, Ananthakrishnan A, Weissmann E (2012) Power-management architecture of the Intel microarchitecture code-named sandy bridge. IEEE Micro 32(2):20\u201327","journal-title":"IEEE Micro"},{"key":"11_CR54","unstructured":"Samsung Electronics Co., Ltd.: Exynos 5 Octa (5422). \n            www.samsung.com\/exynos"},{"key":"11_CR55","doi-asserted-by":"crossref","unstructured":"Sartori J, Kumar R (2009) Three scalable approaches to improving many-core throughput for a given peak power budget. In: International conference on high performance computing (HiPC), pp\u00a089\u201398","DOI":"10.1109\/HIPC.2009.5433221"},{"key":"11_CR56","doi-asserted-by":"publisher","unstructured":"Schor L, Bacivarov I, Rai D, Yang H, Kang SH, Thiele L (2012) Scenario-based design flow for mapping streaming applications onto on-chip many-core systems. In: Proceedings of the 15th international conference on compilers, architectures and synthesis for embedded systems (CASES), pp\u00a071\u201380. doi:\n            10.1145\/2380403.2380422","DOI":"10.1145\/2380403.2380422"},{"issue":"11","key":"11_CR57","doi-asserted-by":"publisher","first-page":"1540","DOI":"10.1109\/TPDS.2008.104","volume":"19","author":"E Seo","year":"2008","unstructured":"Seo E, Jeong J, Park SY, Lee J (2008) Energy efficient scheduling of real-time tasks on multicore processors. IEEE Trans Parallel Distrib Syst (TPDS) 19(11):1540\u20131552. doi:\n            10.1109\/TPDS.2008.104","journal-title":"IEEE Trans Parallel Distrib Syst (TPDS)"},{"key":"11_CR58","doi-asserted-by":"crossref","unstructured":"Shafique M, Gnad D, Garg S, Henkel J (2015) Variability-aware dark silicon management in on-chip many-core systems. In: Proceedings of the 18th design, automation and test in Europe (DATE), pp\u00a0387\u2013392","DOI":"10.7873\/DATE.2015.0900"},{"key":"11_CR59","doi-asserted-by":"crossref","unstructured":"Sharifi S, Coskun AK, Rosing TS (2010) Hybrid dynamic energy and thermal management in heterogeneous embedded multiprocessor SoCs. In: Proceedings of the Asia and South Pacific design automation conference (ASP-DAC), pp\u00a0873\u2013878","DOI":"10.1109\/ASPDAC.2010.5419681"},{"key":"11_CR60","doi-asserted-by":"publisher","unstructured":"Singh AK, Kumar A, Srikanthan T (2011) A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs. In: Proceedings of the 14th international conference on compilers, architectures and synthesis for embedded systems (CASES), pp\u00a0175\u2013184. doi:\n            10.1145\/2038698.2038726","DOI":"10.1145\/2038698.2038726"},{"key":"11_CR61","doi-asserted-by":"publisher","unstructured":"Smit L, Smit G, Hurink J, Broersma H, Paulusma D, Wolkotte P (2004) Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture. In: Proceedings of the IEEE international conference on field-programmable technology (FPT), pp\u00a0421\u2013424. doi:\n            10.1109\/FPT.2004.1393315","DOI":"10.1109\/FPT.2004.1393315"},{"key":"11_CR62","unstructured":"Tan C, Muthukaruppan T, Mitra T, Ju L (2015) Approximation-aware scheduling on heterogeneous multi-core architectures. In: The 20th Asia and South Pacific design automation conference (ASP-DAC), pp\u00a0618\u2013623"},{"key":"11_CR63","doi-asserted-by":"publisher","unstructured":"Weichslgartner A, Gangadharan D, Wildermann S, Gla\u00dfM, Teich J (2014) DAARM: design-time application analysis and run-time mapping for predictable execution in many-core systems. In: Proceedings of the international conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp\u00a034:1\u201334:10. doi:\n            10.1145\/2656075.2656083","DOI":"10.1145\/2656075.2656083"},{"key":"11_CR64","doi-asserted-by":"crossref","unstructured":"Wu X, Zeng Y, Han JJ (2013) Energy-efficient task allocation for VFI-based real-time multi-core systems. In: Proceedings of the international conference on information science and cloud computing companion (ISCC-C), pp\u00a0123\u2013128","DOI":"10.1109\/ISCC-C.2013.68"},{"key":"11_CR65","doi-asserted-by":"crossref","unstructured":"Xu R, Zhu D, Rusu C, Melhem R, Moss\u00e9 D (2005) Energy-efficient policies for embedded clusters. In: Proceedings of the 2005 ACM SIGPLAN\/SIGBED conference on languages, compilers, and tools for embedded systems (LCTES), pp\u00a01\u201310","DOI":"10.1145\/1065910.1065912"},{"key":"11_CR66","doi-asserted-by":"crossref","unstructured":"Yang CY, Chen JJ, Kuo TW (2005) An approximation algorithm for energy-efficient scheduling on a chip multiprocessor. In: Proceedings of the 8th design, automation and test in Europe (DATE), pp\u00a0468\u2013473","DOI":"10.1109\/DATE.2005.51"},{"key":"11_CR67","unstructured":"Yang CY, Chen JJ, Kuo TW, Thiele L (2009) An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems. In: Proceedings of the 12th design, automation and test in Europe (DATE), pp\u00a0694\u2013699"},{"key":"11_CR68","doi-asserted-by":"publisher","unstructured":"Ykman-Couvreur C, Hartmann PA, Palermo G, Colas-Bigey F, San L (2012) Run-time resource management based on design space exploration. In: Proceedings of the 8th IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp\u00a0557\u2013566. doi:\n            10.1145\/2380445.2380530","DOI":"10.1145\/2380445.2380530"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T07:55:10Z","timestamp":1506498910000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":68,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_11","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}