{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T04:11:12Z","timestamp":1750911072010,"version":"3.41.0"},"publisher-location":"Dordrecht","reference-count":117,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401772662"},{"type":"electronic","value":"9789401772679"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_12","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T13:54:06Z","timestamp":1506434046000},"page":"335-376","source":"Crossref","is-referenced-by-count":0,"title":["Reconfigurable Architectures"],"prefix":"10.1007","author":[{"given":"Mansureh Shahraki","family":"Moghaddam","sequence":"first","affiliation":[]},{"given":"Jae-Min","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Ahn M, Yoon J, Paek Y, Kim Y, Kiemb M, Choi K (2006) A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures. In: Proceedings of the design, automation and test in Europe, DATE \u201906, vol\u00a01, p\u00a06","DOI":"10.1109\/DATE.2006.243737"},{"key":"12_CR2","unstructured":"Altera arria 10 FPGA. www.altera.com . Accessed 28 Nov 2015"},{"key":"12_CR3","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1109\/MICRO.2001.991114","volume-title":"Proceedings of the 34th annual ACM\/IEEE international symposium on microarchitecture, MICRO 34","author":"A Alet\u00e0","year":"2001","unstructured":"Alet\u00e0 A, Codina JM, S\u00e1nchez J, Gonz\u00e1lez A (2001) Graph-partitioning based instruction scheduling for clustered processors. In: Proceedings of the 34th annual ACM\/IEEE international symposium on microarchitecture, MICRO 34. IEEE Computer Society, Washington, DC, pp\u00a0150\u2013159"},{"key":"12_CR4","unstructured":"Altera stratix v FPGA. www.altera.com . Accessed 28 Nov 2015"},{"issue":"6","key":"12_CR5","doi-asserted-by":"crossref","first-page":"1062","DOI":"10.1109\/TVLSI.2010.2044667","volume":"19","author":"G Ansaloni","year":"2011","unstructured":"Ansaloni G, Bonzini P, Pozzi L (2011) EGRA: a coarse grained reconfigurable architectural template. IEEE Trans Very Large Scale Integr (VLSI) Syst 19(6):1062\u20131074","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"12_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-1-4615-5775-3_1","volume-title":"Voss S","author":"T Baar","year":"1999","unstructured":"Baar T, Brucker P, Knust S (1999) Tabu search algorithms and lower bounds for the resource-constrained project scheduling problem. In: Voss S, Martello S, Osman I, Roucairol C (eds) Meta-heuristics. Springer US, pp\u00a01\u201318. doi: 10.1007\/978-1-4615-5775-3_1"},{"key":"12_CR7","doi-asserted-by":"publisher","unstructured":"Bean JC (1994) Genetic algorithms and random keys for sequencing and optimization. ORSA J Comput 6(2):154\u2013160. doi: 10.1287\/ijoc.6.2.154 , http:\/\/dx.doi.org\/10.1287\/ijoc.6.2.154","DOI":"10.1287\/ijoc.6.2.154"},{"key":"12_CR8","unstructured":"Becker J, Glesner M (2000) Fast communication mechanisms in coarse-grained dynamically reconfigurable array architecture. In: The 2000 international conference on parallel and distributed processing techniques and applications (PDPTA\u20192000), Las Vegas"},{"key":"12_CR9","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Proceedings of the 7th international workshop on field-programmable logic and applications, FPL \u201997","author":"V Betz","year":"1997","unstructured":"Betz V, Rose J (1997) VPR: a new packing, placement and routing tool for FPGA research. In: Proceedings of the 7th international workshop on field-programmable logic and applications, FPL \u201997. Springer, London, pp\u00a0213\u2013222"},{"key":"12_CR10","doi-asserted-by":"publisher","unstructured":"Bouleimen K, Lecocq H (2003) A new efficient simulated annealing algorithm for the resource-constrained project scheduling problem and its multiple mode version. Eur J Oper Res 149(2):268\u2013281. doi: 10.1016\/S0377-2217(02)00761-0 . Sequencing and Scheduling","DOI":"10.1016\/S0377-2217(02)00761-0"},{"key":"12_CR11","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1145\/1950413.1950423","volume-title":"Proceedings of the 19th ACM\/SIGDA international symposium on field programmable gate arrays, FPGA \u201911","author":"A Canis","year":"2011","unstructured":"Canis A, Choi J, Aldham M, Zhang V, Kammoona A, Anderson JH, Brown S, Czajkowski T (2011) LegUp: high-level synthesis for FPGA-based processor\/accelerator systems. In: Proceedings of the 19th ACM\/SIGDA international symposium on field programmable gate arrays, FPGA \u201911. ACM, New York, pp\u00a033\u201336. doi: 10.1145\/1950413.1950423"},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"Chattopadhyay A (2013) Ingredients of adaptability: a survey of reconfigurable processors. VLSI Des 2013:10:10\u201310:10","DOI":"10.1155\/2013\/683615"},{"key":"12_CR13","first-page":"101","volume":"2008","author":"S Che","year":"2008","unstructured":"Che S, Li J, Sheaffer J, Skadron K, Lach J (2008) Accelerating compute-intensive applications with GPUs and FPGAs. In: Proceedings of the symposium on application specific processors, SASP 2008, pp\u00a0101\u2013107","journal-title":"Proceedings of the symposium on application specific processors, SASP"},{"key":"12_CR14","first-page":"68","volume-title":"Asia and South Pacific design automation conference, ASP-DAC \u201904","author":"Chen D, Cong J (2004) Register binding and port assignment for multiplexer optimization. In: Proceedings of the","year":"2004","unstructured":"Chen D, Cong J (2004) Register binding and port assignment for multiplexer optimization. In: Proceedings of the 2004 Asia and South Pacific design automation conference, ASP-DAC \u201904. IEEE Press, Piscataway, pp\u00a068\u201373"},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"Chen L, Mitra T (2014) Graph minor approach for application mapping on CGRAs. ACM Trans Reconfig Technol Syst 7(3):21:1\u201321:25","DOI":"10.1145\/2655242"},{"issue":"3","key":"12_CR16","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/54.156154","volume":"9","author":"KC Chen","year":"1992","unstructured":"Chen KC, Cong J, Ding Y, Kahng A, Trajmar P (1992) Dag-map: graph-based FPGA technology mapping for delay optimization. IEEE Des Test Comput 9(3):7\u201320. doi: 10.1109\/54.156154","journal-title":"IEEE Des Test Comput"},{"key":"12_CR17","unstructured":"Chen D, Cong J, Fan Y, Han G, Jiang W, Zhang Z (2005) xPilot: a platform-based behavioral synthesis system. SRC TechCon 5"},{"issue":"4","key":"12_CR18","doi-asserted-by":"crossref","first-page":"564","DOI":"10.1109\/TVLSI.2009.2013353","volume":"18","author":"D Chen","year":"2010","unstructured":"Chen D, Cong J, Fan Y, Wan L (2010) LOPASS: a low-power architectural synthesis system for FPGAs With interconnect estimation and optimization. IEEE Trans VLSI Syst 18(4): 564\u2013577","journal-title":"IEEE Trans VLSI Syst"},{"issue":"7","key":"12_CR19","doi-asserted-by":"crossref","first-page":"736","DOI":"10.1057\/palgrave.jors.2600416","volume":"48","author":"JH Cho","year":"1997","unstructured":"Cho JH, Kim YD (1997) A simulated annealing algorithm for resource constrained project scheduling problems. J Oper Res Soc 48(7):736\u2013744","journal-title":"J Oper Res Soc"},{"key":"12_CR20","doi-asserted-by":"publisher","first-page":"31","DOI":"10.2197\/ipsjtsldm.4.31","volume":"4","author":"K Choi","year":"2011","unstructured":"Choi K (2011) Coarse-grained reconfigurable array: architecture and application mapping. IPSJ Trans SystLSI Des Methodol 4:31\u201346. doi: 10.2197\/ipsjtsldm.4.31","journal-title":"IPSJ Trans SystLSI Des Methodol"},{"key":"12_CR21","doi-asserted-by":"publisher","first-page":"517","DOI":"10.1145\/1837274.1837401","volume-title":"Proceedings of the 47th design automation conference, DAC \u201910","author":"J Cong","year":"2010","unstructured":"Cong J, Minkovich K (2010) Lut-based FPGA technology mapping for reliability. In: Proceedings of the 47th design automation conference, DAC \u201910. ACM, New York, pp\u00a0517\u2013522. doi: 10.1145\/1837274.1837401"},{"key":"12_CR22","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1145\/296399.296425","volume-title":"Proceedings of the 1999 ACM\/SIGDA seventh international symposium on field programmable gate arrays, FPGA \u201999","author":"J Cong","year":"1999","unstructured":"Cong J, Wu C, Ding Y (1999) Cut ranking and pruning: enabling a general and efficient FPGA mapping solution. In: Proceedings of the 1999 ACM\/SIGDA seventh international symposium on field programmable gate arrays, FPGA \u201999. ACM, New York, pp\u00a029\u201335. doi: 10.1145\/296399.296425"},{"issue":"4","key":"12_CR23","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MDT.2009.69","volume":"26","author":"P Coussy","year":"2009","unstructured":"Coussy P, Gajski D, Meredith M, Takach A: An introduction to high-level synthesis. IEEE Des Test Comput 26(4):8\u201317 (2009). doi: 10.1109\/MDT.2009.69","journal-title":"IEEE Des Test Comput"},{"key":"12_CR24","volume-title":"Gaut\u2013a free and open source high-level synthesis tool","author":"P Coussy","year":"2010","unstructured":"Coussy P, Lhairech-Lebreton G, Heller D, Martin E (2010) Gaut\u2013a free and open source high-level synthesis tool. In: IEEE DATE"},{"key":"12_CR25","doi-asserted-by":"publisher","first-page":"449","DOI":"10.1007\/978-1-4419-6345-1_17","volume-title":"Handbook of signal processing systems","author":"B Sutter De","year":"2010","unstructured":"De\u00a0Sutter B, Raghavan P, Lambrechts A (2010) Coarse-grained reconfigurable array architectures. In: Bhattacharyya SS, Deprettere EF, Leupers R, Takala J (eds) Handbook of signal processing systems. Springer, Boston, pp\u00a0449\u2013484. doi: 10.1007\/978-1-4419-6345-1_17"},{"key":"12_CR26","doi-asserted-by":"publisher","unstructured":"Dimitroulakos G, Galanis MD, Goutis CE (2005) Alleviating the data memory bandwidth bottleneck in coarse-grained reconfigurable arrays. In: 2005 IEEE international conference on application-specific systems, architecture processors (ASAP\u201905), pp\u00a0161\u2013168. doi: 10.1109\/ASAP.2005.12","DOI":"10.1109\/ASAP.2005.12"},{"issue":"2","key":"12_CR27","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1016\/j.micpro.2008.07.002","volume":"33","author":"G Dimitroulakos","year":"2009","unstructured":"Dimitroulakos G, Georgiopoulos S, Galanis MD, Goutis CE (2009) Resource aware mapping on coarse grained reconfigurable arrays. Microprocess Microsyst 33(2):91\u2013105","journal-title":"Microprocess Microsyst"},{"key":"12_CR28","volume-title":"Partial reconfiguration on FPGAs: architectures, tools and applications","author":"K Dirk","year":"2012","unstructured":"Dirk K (2012) Partial reconfiguration on FPGAs: architectures, tools and applications. Springer, New York"},{"key":"12_CR29","unstructured":"Dynamic reconfiguration in Stratix IV devices (2014). Accessed 27 Nov 2015"},{"key":"12_CR30","series-title":"Lecture notes in computer science","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1007\/3-540-61730-2_13","volume-title":"Field-programmable logic smart applications, new paradigms and compilers","author":"C Ebeling","year":"1996","unstructured":"Ebeling C, Cronquist D, Franklin P (1996) Rapid \u2013 reconfigurable pipelined datapath. In: Hartenstein R, Glesner M (eds) Field-programmable logic smart applications, new paradigms and compilers. Lecture notes in computer science, vol\u00a01142. Springer, Berlin\/Heidelberg, pp\u00a0126\u2013135"},{"key":"12_CR31","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1145\/1508128.1508158","volume-title":"Proceedings of the ACM\/SIGDA international symposium on field programmable gate arrays, FPGA \u201909","author":"S Friedman","year":"2009","unstructured":"Friedman S, Carroll A, Van\u00a0Essen B, Ylvisaker B, Ebeling C, Hauck S (2009) SPR: an architecture-adaptive cgra mapping tool. In: Proceedings of the ACM\/SIGDA international symposium on field programmable gate arrays, FPGA \u201909. ACM, New York, pp\u00a0191\u2013200. doi: 10.1145\/1508128.1508158"},{"key":"12_CR32","doi-asserted-by":"crossref","unstructured":"Galanis M, Dimitroulakos G, Goutis C (2006) Mapping DSP applications on processor\/coarse-grain reconfigurable array architectures. In: Proceedings 2006 IEEE international symposium on circuits and systems, ISCAS 2006, p.\u00a04","DOI":"10.1109\/ISCAS.2006.1693422"},{"key":"12_CR33","volume-title":"Integer programming","author":"RS Garfinkel","year":"1972","unstructured":"Garfinkel RS, Nemhauser GL (1972) Integer programming, vol\u00a04. Wiley, New York"},{"issue":"4","key":"12_CR34","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.839324","volume":"33","author":"S Goldstein","year":"2000","unstructured":"Goldstein S, Schmit H, Budiu M, Cadambi S, Moe M, Taylor R (2000) Piperench: a reconfigurable architecture and compiler. Computer 33(4):70\u201377","journal-title":"Computer"},{"key":"12_CR35","doi-asserted-by":"crossref","first-page":"1284","DOI":"10.1145\/2228360.2228600","volume-title":"Proceedings of the 49th annual design automation conference, DAC \u201912","author":"M Hamzeh","year":"2012","unstructured":"Hamzeh M, Shrivastava A, Vrudhula S (2012) EPIMap: using epimorphism to map applications on CGRAs. In: Proceedings of the 49th annual design automation conference, DAC \u201912. ACM, New York, pp\u00a01284\u20131291"},{"key":"12_CR36","doi-asserted-by":"publisher","unstructured":"Hamzeh M, Shrivastava A, Vrudhula S (2013) REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs). In: 2013 50th ACM\/EDAC\/IEEE design automation conference (DAC), pp\u00a01\u201310. doi: 10.1145\/2463209.2488756","DOI":"10.1145\/2463209.2488756"},{"issue":"2","key":"12_CR37","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1109\/TEVC.2004.823467","volume":"8","author":"KH Han","year":"2004","unstructured":"Han KH, Kim JH (2004) Quantum-inspired evolutionary algorithms with a new termination criterion, H\/sub\/spl epsi\/\/gate, and two-phase scheme. IEEE Trans Evol Comput 8(2):156\u2013169. doi: 10.1109\/TEVC.2004.823467","journal-title":"IEEE Trans Evol Comput"},{"key":"12_CR38","doi-asserted-by":"publisher","unstructured":"Han K, Ahn J, Choi K (2013) Power-efficient predication techniques for acceleration of control flow execution on CGRA. ACM Trans Archit Code Optim 10(2):8:1\u20138:25. doi: 10.1145\/2459316.2459319","DOI":"10.1145\/2459316.2459319"},{"key":"12_CR39","first-page":"642","volume":"2001","author":"R Hartenstein","year":"2001","unstructured":"Hartenstein R (2001) A decade of reconfigurable computing: a visionary retrospective. In: Proceedings of the design, automation and test in Europe, Conference and Exhibition 2001, pp\u00a0642\u2013649","journal-title":"Proceedings of the design, automation and test in Europe, Conference and Exhibition"},{"key":"12_CR40","first-page":"1","volume":"2007","author":"A Hatanaka","year":"2007","unstructured":"Hatanaka A, Bagherzadeh N (2007) A modulo scheduling algorithm for a coarse-grain reconfigurable array template. In: IEEE international parallel and distributed processing symposium, IPDPS 2007, pp\u00a01\u20138","journal-title":"IEEE international parallel and distributed processing symposium, IPDPS"},{"issue":"2","key":"12_CR41","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1109\/TVLSI.2003.821545","volume":"12","author":"S Hauck","year":"2004","unstructured":"Hauck S, Fry T, Hosler M, Kao J (2004) The chimaera reconfigurable functional unit. IEEE Trans Very Large Scale Integr (VLSI) Syst 12(2):206\u2013217","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"12_CR42","doi-asserted-by":"crossref","unstructured":"Hauser J, Wawrzynek J (1997) Garp: a mips processor with a reconfigurable coprocessor. In: Proceedings of the 5th annual IEEE symposium on field-programmable custom computing machines, 1997, pp\u00a012\u201321","DOI":"10.1109\/FPGA.1997.624600"},{"issue":"4","key":"12_CR43","doi-asserted-by":"publisher","first-page":"464","DOI":"10.1109\/43.75629","volume":"10","author":"CT Hwang","year":"1991","unstructured":"Hwang CT, Lee JH, Hsu YC (1991) A formal approach to the scheduling problem in high level synthesis. IEEE Trans Comput-Aided Des Integr Circuits Syst 10(4):464\u2013475. doi: 10.1109\/43.75629","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"2","key":"12_CR44","doi-asserted-by":"publisher","first-page":"232","DOI":"10.1016\/j.vlsi.2013.08.003","volume":"47","author":"M Jo","year":"2014","unstructured":"Jo M, Lee D, Han K, Choi K (2014) Design of a coarse-grained reconfigurable architecture with floating-point support and comparative study. Integr {VLSI} J 47(2):232\u2013241. doi: 10.1016\/j.vlsi.2013.08.003","journal-title":"Integr {VLSI} J"},{"key":"12_CR45","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1002\/j.1538-7305.1970.tb01770.x","volume":"49","author":"BW Kernighan","year":"1970","unstructured":"Kernighan BW, Lin S (1970) An efficient heuristic procedure for partitioning graphs. Bell Syst Tech J 49:291\u2013307","journal-title":"Bell Syst Tech J"},{"key":"12_CR46","doi-asserted-by":"publisher","unstructured":"Kestur S, Davis J, Williams O (2010) Blas comparison on FPGA, CPU and GPU. In: 2010 IEEE computer society annual symposium on VLSI (ISVLSI), pp\u00a0288\u2013293. doi: 10.1109\/ISVLSI.2010.84","DOI":"10.1109\/ISVLSI.2010.84"},{"key":"12_CR47","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/DATE.2005.260","volume":"1","author":"Y Kim","year":"2005","unstructured":"Kim Y, Kiemb M, Park C, Jung J, Choi K (2005) Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization. In: Design, automation and test in Europe, vol\u00a01 pp\u00a012\u201317. doi: 10.1109\/DATE.2005.260","journal-title":"Design, automation and test in Europe, vol"},{"issue":"5","key":"12_CR48","doi-asserted-by":"publisher","first-page":"593","DOI":"10.1109\/TVLSI.2008.2006039","volume":"17","author":"Y Kim","year":"2009","unstructured":"Kim Y, Mahapatra RN, Park I, Choi K (2009) Low power reconfiguration technique for coarse-grained reconfigurable architecture. IEEE Trans Very Large Scale Integr (VLSI) Syst 17(5):593\u2013603. doi: 10.1109\/TVLSI.2008.2006039","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"12_CR49","doi-asserted-by":"publisher","unstructured":"Kim Y, Lee J, Shrivastava A, Paek Y (2011) Memory access optimization in compilation for coarse-grained reconfigurable architectures. ACM Trans Des Autom Electron Syst 16(4):42:1\u201342:27. doi: 10.1145\/2003695.2003702","DOI":"10.1145\/2003695.2003702"},{"issue":"11","key":"12_CR50","doi-asserted-by":"crossref","first-page":"1599","DOI":"10.1109\/TCAD.2011.2161217","volume":"30","author":"Y Kim","year":"2011","unstructured":"Kim Y, Lee J, Shrivastava A, Yoon J, Cho D, Paek Y (2011) High throughput data mapping for coarse-grained reconfigurable architectures. IEEE Trans Comput-Aided Des Integr Circuits Syst 30(11):1599\u20131609","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"12_CR51","doi-asserted-by":"publisher","unstructured":"Kim C, Chung M, Cho Y, Konijnenburg M, Ryu S, Kim J (2012) ULP-SRP: Ultra low power samsung reconfigurable processor for biomedical applications. In: 2012 international conference on field-programmable technology (FPT), pp\u00a0329\u2013334. doi: 10.1109\/FPT.2012.6412157","DOI":"10.1109\/FPT.2012.6412157"},{"issue":"4598","key":"12_CR52","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S Kirkpatrick","year":"1983","unstructured":"Kirkpatrick S, Gelatt CD, Vecchi MP (1983) Optimization by simulated annealing. Science 220(4598):671\u2013680. doi: 10.1126\/science.220.4598.671","journal-title":"Science"},{"key":"12_CR53","doi-asserted-by":"crossref","unstructured":"Koch D, Beckhoff C, Teich J (2009) Minimizing internal fragmentation by fine-grained two-dimensional module placement for runtime reconfigurable systems. In: 17th annual IEEE symposium on field-programmable custom computing machines (FCCM 2009). IEEE Computer Society, pp\u00a0251\u2013254","DOI":"10.1109\/FCCM.2009.40"},{"key":"12_CR54","doi-asserted-by":"crossref","unstructured":"Koch D, Beckhoff C, T\u00f8rrison J (2010) Advanced partial run-time reconfiguration on spartan-6 fpgas. In: 2010 international conference on field-programmable technology (FPT), pp\u00a0361\u2013364","DOI":"10.1109\/FPT.2010.5681426"},{"key":"12_CR55","doi-asserted-by":"crossref","unstructured":"Koch D, Beckhoff C, Wold A, Torresen J (2013) Easypr \u2013 an easy usable open-source PR system. In: 2013 international conference on field-programmable technology (FPT), pp\u00a0414\u2013417","DOI":"10.1109\/FPT.2013.6718402"},{"key":"12_CR56","doi-asserted-by":"publisher","unstructured":"Kurdahi F, Parker A (1987) Real: a program for register allocation. In: 24th conference on design automation, pp\u00a0210\u2013215. doi: 10.1109\/DAC.1987.203245","DOI":"10.1109\/DAC.1987.203245"},{"key":"12_CR57","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1145\/2684746.2689071","volume-title":"Proceedings of the 2015 ACM\/SIGDA international symposium on field-programmable gate arrays, FPGA \u201915","author":"M Langhammer","year":"2015","unstructured":"Langhammer M, Pasca B (2015) Floating-point DSP block architecture for FPGAs. In: Proceedings of the 2015 ACM\/SIGDA international symposium on field-programmable gate arrays, FPGA \u201915. ACM, New York, pp\u00a0117\u2013125. doi: 10.1145\/2684746.2689071"},{"key":"12_CR58","first-page":"119","volume":"2007","author":"M Lanuzza","year":"2007","unstructured":"Lanuzza M, Perri S, Corsonello P, Margala M (2007) A new reconfigurable coarse-grain architecture for multimedia applications. In: 2007 second NASA\/ESA conference on adaptive hardware and systems, AHS 2007, pp\u00a0119\u2013126","journal-title":"AHS"},{"key":"12_CR59","unstructured":"Lattner C (2002) LLVM: an infrastructure for multi-stage optimization. Master\u2019s thesis, Computer Science Department, University of Illinois at Urbana-Champaign, Urbana. http:\/\/llvm.org\/pubs\/2002-12-LattnerMSThesis.pdf"},{"issue":"7","key":"12_CR60","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1145\/780731.780758","volume":"38","author":"Je Lee","year":"2003","unstructured":"Lee Je, Choi K, Dutt ND (2003) An algorithm for mapping loops onto coarse-grained reconfigurable architectures. SIGPLAN Not 38(7):183\u2013188","journal-title":"SIGPLAN Not"},{"key":"12_CR61","doi-asserted-by":"crossref","unstructured":"Lee G, Lee S, Choi K (2008) Automatic mapping of application to coarse-grained reconfigurable architecture based on high-level synthesis techniques. In: Proceedings of the international SoC design conference, ISOCC \u201908, vol\u00a001, pp\u00a0I\u2013395\u2013I\u2013398","DOI":"10.1109\/SOCDC.2008.4815655"},{"key":"12_CR62","first-page":"376","volume":"2009","author":"D Lee","year":"2009","unstructured":"Lee D, Jo M, Han K, Choi K (2009) Flora: coarse-grained reconfigurable architecture with floating-point operation capability. In: 2009 international conference on field-programmable technology, FPT 2009, pp\u00a0376\u2013379","journal-title":"FPT"},{"issue":"5","key":"12_CR63","doi-asserted-by":"crossref","first-page":"637","DOI":"10.1109\/TCAD.2010.2098571","volume":"30","author":"G Lee","year":"2011","unstructured":"Lee G, Choi K, Dutt N (2011) Mapping multi-domain applications onto coarse-grained reconfigurable architectures. IEEE Trans Comput-Aided Des Integr Circuits Syst 30(5):637\u2013650","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"12_CR64","doi-asserted-by":"crossref","unstructured":"Lee H, Nguyen D, Lee J (2015) Optimizing stream program performance on cgra-based systems. In: Proceedings of the 52nd annual design automation conference, DAC \u201915. ACM, New York, pp\u00a0110:1\u2013110:6","DOI":"10.1145\/2744769.2744884"},{"key":"12_CR65","doi-asserted-by":"crossref","unstructured":"Leijten J, Burns G, Huisken J, Waterlander E, van Wel A (2003) AVISPA: a massively parallel reconfigurable accelerator. In: Proceedings of the 2003 international symposium on system-on-chip, pp\u00a0165\u2013168","DOI":"10.1109\/ISSOC.2003.1267747"},{"key":"12_CR66","doi-asserted-by":"publisher","unstructured":"Li S, Ebeling C (2004) Quickroute: a fast routing algorithm for pipelined architectures. In: Proceedings of the 2004 IEEE international conference on field-programmable technology, pp\u00a073\u201380. doi: 10.1109\/FPT.2004.1393253","DOI":"10.1109\/FPT.2004.1393253"},{"key":"12_CR67","first-page":"257","volume":"2008","author":"C Liang","year":"2008","unstructured":"Liang C, Huang X (2008) Smartcell: a power-efficient reconfigurable architecture for data streaming applications. In: 2008 IEEE workshop on signal processing systems, SiPS 2008, pp\u00a0257\u2013262","journal-title":"SiPS"},{"key":"12_CR68","doi-asserted-by":"crossref","unstructured":"Lie W, Feng-yan W: Dynamic partial reconfiguration in FPGAs. In: 2009 third international symposium on intelligent information technology application, IITA 2009, vol\u00a02, pp\u00a0445\u2013448 (2009)","DOI":"10.1109\/IITA.2009.334"},{"key":"12_CR69","doi-asserted-by":"crossref","unstructured":"Lysaght P, Blodget B, Mason J, Young J, Bridgford B (2006) Invited paper: enhanced architectures, design methodologies and cad tools for dynamic reconfiguration of Xilinx FPGAs. In: FPL, pp\u00a01\u20136. IEEE","DOI":"10.1109\/FPL.2006.311188"},{"key":"12_CR70","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1145\/296399.296444","volume-title":"Proceedings of the 1999 ACM\/SIGDA seventh international symposium on field programmable gate arrays, FPGA \u201999","author":"A Marshall","year":"1999","unstructured":"Marshall A, Stansfield T, Kostarnov I, Vuillemin J, Hutchings B (1999) A reconfigurable arithmetic array for multimedia applications. In: Proceedings of the 1999 ACM\/SIGDA seventh international symposium on field programmable gate arrays, FPGA \u201999. ACM, New York, pp\u00a0135\u2013143"},{"key":"12_CR71","doi-asserted-by":"publisher","unstructured":"McMurchie L, Ebeling C (1995) Pathfinder: a negotiation-based performance-driven router for FPGAs. In: Proceedings of the third international ACM symposium on field-programmable gate arrays, FPGA \u201995, pp\u00a0111\u2013117. doi: 10.1109\/FPGA.1995.242049","DOI":"10.1109\/FPGA.1995.242049"},{"key":"12_CR72","unstructured":"Mehta N (2015) Ultrascale architecture: highest device utilization, performance, and scalability, WP455 (v1.2), October 29, 2015"},{"key":"12_CR73","series-title":"Lecture notes in computer science","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","volume-title":"Field programmable logic and application","author":"B Mei","year":"2003","unstructured":"Mei B, Vernalde S, Verkest D, De\u00a0Man H, Lauwereins R (2003) Adres: an architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix. In: Cheung PYK, Constantinides G (eds) Field programmable logic and application. Lecture notes in computer science, vol\u00a02778. Springer, Berlin\/Heidelberg, pp\u00a061\u201370"},{"key":"12_CR74","first-page":"10296","volume-title":"Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. In: Proceedings of the conference on design, automation and test in Europe \u2013 DATE \u201903, vol 1","author":"B Mei","year":"2003","unstructured":"Mei B, Vernalde S, Verkest D, De\u00a0Man H, Lauwereins R (2003) Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. In: Proceedings of the conference on design, automation and test in Europe \u2013 DATE \u201903, vol\u00a01. IEEE Computer Society, Washington, DC, p\u00a010296"},{"key":"12_CR75","doi-asserted-by":"crossref","unstructured":"Mei B, Vernalde S, Verkest D, Lauwereins R (2004) Design methodology for a tightly coupled vliw\/reconfigurable matrix architecture: a case study. In: Proceedings of the 2004 design, automation and test in Europe conference and exhibition, vol\u00a02, pp\u00a01224\u20131229","DOI":"10.1109\/DATE.2004.1269063"},{"issue":"2","key":"12_CR76","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/MDT.2005.27","volume":"22","author":"B Mei","year":"2005","unstructured":"Mei B, Lambrechts A, Mignolet JY, Verkest D, Lauwereins R (2005) Architecture exploration for a reconfigurable architecture template. IEEE Des Test Comput 22(2):90\u2013101","journal-title":"IEEE Des Test Comput"},{"key":"12_CR77","unstructured":"MicroBlaze processor: MicroBlaze soft processor core (2012). http:\/\/www.xilinx.com\/products\/design-tools\/microblaze.html"},{"key":"12_CR78","first-page":"157","volume-title":"Matrix: a reconfigurable computing architecture with configurable instruction distribution and deployable resources","author":"E Mirsky","year":"1996","unstructured":"Mirsky E, DeHon A (1996) Matrix: a reconfigurable computing architecture with configurable instruction distribution and deployable resources. In: Proceedings of the IEEE symposium on FPGAs for custom computing machines, pp\u00a0157\u2013166"},{"key":"12_CR79","first-page":"389","volume":"E82-D","author":"T Miyamori","year":"1998","unstructured":"Miyamori T, Olukotun K (1998) Remarc: reconfigurable multimedia array coprocessor. In: IEICE transactions on information and systems E82-D, pp\u00a0389\u2013397","journal-title":"IEICE transactions on information and systems"},{"key":"12_CR80","doi-asserted-by":"publisher","unstructured":"Moghaddam MS, Paul K, Balakrishnan M (2013) Design and implementation of high performance architectures with partially reconfigurable cgras. In: 2013 IEEE 27th international parallel and distributed processing symposium workshops PhD forum (IPDPSW), pp\u00a0202\u2013211. doi: 10.1109\/IPDPSW.2013.121","DOI":"10.1109\/IPDPSW.2013.121"},{"key":"12_CR81","doi-asserted-by":"publisher","unstructured":"Moghaddam MS, Paul K, Balakrishnan M (2014) Mapping tasks to a dynamically reconfigurable coarse grained array. In: 2014 IEEE 22nd annual international symposium on field-programmable custom computing machines (FCCM), pp\u00a033\u201333. doi: 10.1109\/FCCM.2014.20","DOI":"10.1109\/FCCM.2014.20"},{"key":"12_CR82","doi-asserted-by":"crossref","unstructured":"Moghaddam M, Balakrishnan M, Paul K (2015) Partial reconfiguration for dynamic mapping of task graphs onto 2d mesh platform. In: Sano K, Soudris D, H\u00fcbner M, Diniz PC (eds) Applied reconfigurable computing. Lecture notes in computer science, vol\u00a09040. Springer, pp\u00a0373\u2013382","DOI":"10.1007\/978-3-319-16214-0_33"},{"issue":"1","key":"12_CR83","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1007\/BF02760024","volume":"3","author":"J Moon","year":"1965","unstructured":"Moon J, Moser L (1965) On cliques in graphs. Isr J Math 3(1):23\u201328. doi: 10.1007\/BF02760024","journal-title":"Isr J Math"},{"key":"12_CR84","unstructured":"MultiTrack interconnect in Stratix III devices (2009)"},{"issue":"7","key":"12_CR85","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/1543136.1542456","volume":"44","author":"T Oh","year":"2009","unstructured":"Oh T, Egger B, Park H, Mahlke S (2009) Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures. SIGPLAN Not 44(7):21\u201330","journal-title":"SIGPLAN Not"},{"key":"12_CR86","doi-asserted-by":"publisher","unstructured":"Park S, Choi K (2011) An approach to code compression for CGRA. In: 2011 3rd Asia symposium on quality electronic design (ASQED), pp\u00a0240\u2013245. doi: 10.1109\/ASQED.2011.6111753","DOI":"10.1109\/ASQED.2011.6111753"},{"key":"12_CR87","doi-asserted-by":"crossref","unstructured":"Park IC, Kyung CM (1991) Fast and near optimal scheduling in automatic data path synthesis. In: 28th ACM\/IEEE design automation conference, pp\u00a0680\u2013685","DOI":"10.1145\/127601.127750"},{"key":"12_CR88","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1145\/1176760.1176778","volume-title":"Proceedings of the 2006 international conference on compilers, architecture and synthesis for embedded systems, CASES \u201906","author":"H Park","year":"2006","unstructured":"Park H, Fan K, Kudlur M, Mahlke S (2006) Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures. In: Proceedings of the 2006 international conference on compilers, architecture and synthesis for embedded systems, CASES \u201906. ACM, New York, pp\u00a0136\u2013146"},{"key":"12_CR89","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1145\/1454115.1454140","volume-title":"Proceedings of the 17th international conference on parallel architectures and compilation techniques, PACT \u201908","author":"H Park","year":"2008","unstructured":"Park H, Fan K, Mahlke SA, Oh T, Kim H, Kim HS (2008) Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. In: Proceedings of the 17th international conference on parallel architectures and compilation techniques, PACT \u201908. ACM, New York, pp\u00a0166\u2013176"},{"key":"12_CR90","doi-asserted-by":"publisher","unstructured":"Park JJK, Park Y, Mahlke S (2013) Efficient execution of augmented reality applications on mobile programmable accelerators. In: 2013 international conference on field-programmable technology (FPT), pp\u00a0176\u2013183. doi: 10.1109\/FPT.2013.6718350","DOI":"10.1109\/FPT.2013.6718350"},{"key":"12_CR91","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1007\/978-3-642-12133-3_33","volume-title":"Proceedings of the 6th international conference on reconfigurable computing: architectures, tools and applications, ARC\u201910","author":"K Patel","year":"2010","unstructured":"Patel K, Bleakley CJ (2010) Systolic algorithm mapping for coarse grained reconfigurable array architectures. In: Proceedings of the 6th international conference on reconfigurable computing: architectures, tools and applications, ARC\u201910, pp\u00a0351\u2013357. Springer, Berlin\/Heidelberg"},{"key":"12_CR92","doi-asserted-by":"crossref","unstructured":"Patel K, McGettrick S, Bleakley CJ (2011) Syscore: a coarse grained reconfigurable array architecture for low energy biosignal processing. In: 2011 IEEE 19th annual international symposium on field-programmable custom computing machines (FCCM), pp\u00a0109\u2013112","DOI":"10.1109\/FCCM.2011.38"},{"key":"12_CR93","doi-asserted-by":"crossref","unstructured":"Paul K, Dash C, Moghaddam M (2012) reMORPH: a runtime reconfigurable architecture. In: 2012 15th Euromicro conference on digital system design (DSD), pp\u00a026\u201333","DOI":"10.1109\/DSD.2012.111"},{"key":"12_CR94","unstructured":"Pinson E, Prins C, Rullier F (1994) Using tabu search for solving the resource-constrained project scheduling problem. In: Proceedings of the 4th international workshop on project management and scheduling, Leuven, pp\u00a0102\u2013106"},{"key":"12_CR95","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1145\/192724.192731","volume-title":"Proceedings of the 27th annual international symposium on microarchitecture, MICRO 27","author":"BR Rau","year":"1994","unstructured":"Rau BR (1994) Iterative modulo scheduling: an algorithm for software pipelining loops. In: Proceedings of the 27th annual international symposium on microarchitecture, MICRO 27. ACM, New York, pp\u00a063\u201374. doi: 10.1145\/192724.192731"},{"key":"12_CR96","doi-asserted-by":"crossref","unstructured":"Salefski B, Caglar L (2001) Re-configurable computing in wireless. In: Proceedings of 2001 design automation conference, pp\u00a0178\u2013183","DOI":"10.1145\/378239.378459"},{"key":"12_CR97","doi-asserted-by":"crossref","unstructured":"Sanchez E, Sterpone L, Ullah A (2014) Effective emulation of permanent faults in asics through dynamically reconfigurable FPGAs. In: 2014 24th international conference on field programmable logic and applications (FPL), pp\u00a01\u20136","DOI":"10.1109\/FPL.2014.6927478"},{"key":"12_CR98","doi-asserted-by":"crossref","unstructured":"Sato T, Watanabe H, Shiba K (2005) Implementation of dynamically reconfigurable processor dapdna-2. In: 2005 IEEE VLSI-TSA international symposium on VLSI design, automation and test (VLSI-TSA-DAT), pp\u00a0323\u2013324","DOI":"10.1109\/VDAT.2005.1500086"},{"key":"12_CR99","doi-asserted-by":"crossref","unstructured":"Sato T, Watanabe H, Shiba K: Implementation of dynamically reconfigurable processor dapdna-2. In: 2005 IEEE VLSI-TSA international symposium on VLSI design, automation and test (VLSI-TSA-DAT), pp\u00a0323\u2013324 (2005)","DOI":"10.1109\/VDAT.2005.1500086"},{"issue":"5","key":"12_CR100","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H Singh","year":"2000","unstructured":"Singh H, Lee MH, Lu G, Kurdahi F, Bagherzadeh N, Chaves\u00a0Filho E (2000) Morphosys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans Comput 49(5):465\u2013481","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"12_CR101","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2007\/78082","volume":"2007","author":"GJM Smit","year":"2007","unstructured":"Smit GJM, Kokkeler ABJ, Wolkotte PT, H\u00f6lzenspies PKF, van\u00a0de Burgwal MD, Heysters PM (2007) The chameleon architecture for streaming DSP applications. EURASIP J Embed Syst 2007(1):1\u201310","journal-title":"EURASIP J Embed Syst"},{"key":"12_CR102","unstructured":"SYSTEMS T (2016) Coarse-grained reconfigurable architecture. http:\/\/www.trentonsystems.com\/blog\/intel-cpu-computing\/moores-law-pushing-processor-technology-to-14-nanometers\/"},{"key":"12_CR103","doi-asserted-by":"crossref","unstructured":"Tehre V, Kshirsagar R (2012) Survey on coarse grained reconfigurable architectures. Int J Comput Appl 48(16):1\u20137. Full text available","DOI":"10.5120\/7429-0104"},{"issue":"2","key":"12_CR104","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1049\/ip-cdt:20045086","volume":"152","author":"T Todman","year":"2005","unstructured":"Todman T, Constantinides G, Wilton S, Mencer O, Luk W, Cheung P (2005) Reconfigurable computing: architectures and design methods. IEE Proc Comput Digital Tech 152(2):193\u2013207","journal-title":"IEE Proc Comput Digital Tech"},{"issue":"3","key":"12_CR105","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1109\/JPROC.2015.2392104","volume":"103","author":"S Trimberger","year":"2015","unstructured":"Trimberger S (2015) Three ages of FPGAs: a retrospective on the first thirty years of FPGA technology. Proc IEEE 103(3):318\u2013331","journal-title":"Proc IEEE"},{"key":"12_CR106","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1145\/296399.296442","volume-title":"Proceedings of the 1999 ACM\/SIGDA seventh international symposium on field programmable gate arrays, FPGA \u201999","author":"W Tsu","year":"1999","unstructured":"Tsu W, Macy K, Joshi A, Huang R, Walker N, Tung T, Rowhani O, George V, Wawrzynek J, DeHon A (1999) HSRA: high-speed, hierarchical synchronous reconfigurable array. In: Proceedings of the 1999 ACM\/SIGDA seventh international symposium on field programmable gate arrays, FPGA \u201999. ACM, New York, pp\u00a0125\u2013134"},{"key":"12_CR107","unstructured":"University S (2016) SUIF compiler system. http:\/\/suif.stanford.edu\/"},{"key":"12_CR108","doi-asserted-by":"publisher","unstructured":"Villarreal J, Park A, Najjar W, Halstead R (2010) Designing modular hardware accelerators in C with ROCCC 2.0. In: 2010 18th IEEE annual international symposium on field-programmable custom computing machines (FCCM), pp\u00a0127\u2013134. doi: 10.1109\/FCCM.2010.28","DOI":"10.1109\/FCCM.2010.28"},{"key":"12_CR109","unstructured":"Vivado HLS: Xilinx Vivado Design Suite, Inc. (2012). http:\/\/www.xilinx.com\/products\/design-tools\/vivado.html"},{"issue":"9","key":"12_CR110","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/2.612254","volume":"30","author":"E Waingold","year":"1997","unstructured":"Waingold E, Taylor M, Srikrishna D, Sarkar V, Lee W, Lee V, Kim J, Frank M, Finch P, Barua R, Babb J, Amarasinghe S, Agarwal A (1997) Baring it all to software: raw machines. Computer 30(9):86\u201393","journal-title":"Computer"},{"key":"12_CR111","doi-asserted-by":"crossref","first-page":"497","DOI":"10.1109\/MICRO.2010.15","volume-title":"Proceedings of the 2010 43rd annual IEEE\/ACM international symposium on microarchitecture, MICRO \u201943","author":"MA Watkins","year":"2010","unstructured":"Watkins MA, Albonesi DH (2010) ReMAP: a reconfigurable heterogeneous multicore architecture. In: Proceedings of the 2010 43rd annual IEEE\/ACM international symposium on microarchitecture, MICRO \u201943. IEEE Computer Society, Washington, DC, pp\u00a0497\u2013508"},{"key":"12_CR112","unstructured":"Xcell Journal Issue 52:. http:\/\/www.xilinx.com\/publications\/archives\/xcell\/Xcell52.pdf"},{"key":"12_CR113","unstructured":"Xilinx 7 series FPGA. www.xilinx.com . Accessed 27 Nov 2015"},{"key":"12_CR114","unstructured":"Xilinx (2012) Virtex 5 FPGA user guide"},{"key":"12_CR115","unstructured":"Xilinx (2014) 7 series FPGAs configurable logic block"},{"key":"12_CR116","doi-asserted-by":"publisher","unstructured":"Yoon JW, Shrivastava A, Park S, Ahn M, Jeyapaul R, Paek Y (2008) SPKM: a novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures. In: 2008 Asia and South Pacific design automation conference, pp\u00a0776\u2013782. doi: 10.1109\/ASPDAC.2008.4484056","DOI":"10.1109\/ASPDAC.2008.4484056"},{"issue":"11","key":"12_CR117","doi-asserted-by":"crossref","first-page":"1565","DOI":"10.1109\/TVLSI.2008.2001746","volume":"17","author":"J Yoon","year":"2009","unstructured":"Yoon J, Shrivastava A, Park S, Ahn M, Paek Y (2009) A graph drawing based spatial mapping algorithm for coarse-grained reconfigurable architectures. IEEE Trans Very Large Scale Integr (VLSI) Syst 17(11):1565\u20131578","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T22:15:07Z","timestamp":1750889707000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":117,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_12","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}