{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T00:31:19Z","timestamp":1743121879835,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":78,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401772662"},{"type":"electronic","value":"9789401772679"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_15","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T09:54:06Z","timestamp":1506419646000},"page":"443-459","source":"Crossref","is-referenced-by-count":0,"title":["Emerging and Nonvolatile Memory"],"prefix":"10.1007","author":[{"given":"Chun Jason","family":"Xue","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"15_CR1","unstructured":"International Technology Roadmap for Semiconductors, 2007"},{"key":"15_CR2","unstructured":"https:\/\/www.semiconportal.com\/en\/archive\/news\/news-by-sin\/130823-sin-panasonic-reram-production.html"},{"key":"15_CR3","unstructured":"http:\/\/loto.sourceforge.net\/feram\/doc\/film.xhtml#(4)"},{"key":"15_CR4","unstructured":"http:\/\/www.alldatasheet.com\/datasheet-pdf\/pdf\/465689\/TI1\/MSP430.html"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Ahn J, Choi K (2012) Lower-bits cache for low power STT-RAM caches. In: International symposium on circuits and systems (ISCAS), pp\u00a0480\u2013483","DOI":"10.1109\/ISCAS.2012.6272069"},{"key":"15_CR6","doi-asserted-by":"publisher","unstructured":"Chen Y, Wong WF, Li H, Koh CK, Zhang Y, Wen W (2013) On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations. J Emerg Technol Comput Syst 9(2):16:1\u201316:22. doi:\n10.1145\/2463585.2463592","DOI":"10.1145\/2463585.2463592"},{"key":"15_CR7","doi-asserted-by":"publisher","unstructured":"Chen YT, Cong J, Huang H, Liu B, Liu C, Potkonjak M, Reinman G (2012) Dynamically reconfigurable hybrid cache: an energy-efficient last-level cache design. In: Design, automation test in Europe conference exhibition (DATE), pp\u00a045\u201350. doi:\n10.1109\/DATE.2012.6176431","DOI":"10.1109\/DATE.2012.6176431"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Cho S, Lee H (2009) Flip-n-write: a simple deterministic technique to improve PRAM write performance, energy and endurance. In: Proceedings of the 42nd annual IEEE\/ACM international symposium on microarchitecture, MICRO 42. ACM, pp\u00a0347\u2013357","DOI":"10.1145\/1669112.1669157"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Choi JH, Kim SM, Kim C, Park KW, Park KH (2012) Opamp: evaluation framework for optimal page allocation of hybrid main memory architecture. In: Proceedings of the 2012 IEEE 18th international conference on parallel and distributed systems, ICPADS\u201912. IEEE Computer Society, pp\u00a0620\u2013627","DOI":"10.1109\/ICPADS.2012.89"},{"key":"15_CR10","doi-asserted-by":"publisher","first-page":"1083","DOI":"10.1103\/RevModPhys.77.1083","volume":"77","author":"M Dawber","year":"2005","unstructured":"Dawber M, Rabe KM, Scott JF (2005) Physics of thin-film ferroelectric oxides. Rev Mod Phys 77:1083\u20131130. doi:\n10.1103\/RevModPhys.77.1083","journal-title":"Rev Mod Phys"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Dhiman G, Ayoub R, Rosing T (2009) PDRAM: a hybrid PRAM and DRAM main memory system. In: Proceedings of the 46th annual design automation conference, DAC\u201909. ACM, pp\u00a0664\u2013469","DOI":"10.1145\/1629911.1630086"},{"issue":"16","key":"15_CR12","first-page":"13","volume":"19","author":"Z Diao","year":"2007","unstructured":"Diao Z, Li Z, Wang S, Ding Y, Panchula A, Chen E, Wang LC, Huai\u00a0Y (2007) Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory. J Phys 19(16):13","journal-title":"J Phys"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"Dong X, Wu X, Sun G, Xie Y, Li H, Chen Y (2008) Circuit and microarchitecture evaluation of 3d stacking magnetic RAM (MRAM) as a universal memory replacement. In: Design automation conference (DAC), pp\u00a0554\u2013559","DOI":"10.1145\/1391469.1391610"},{"issue":"7","key":"15_CR14","doi-asserted-by":"crossref","first-page":"994","DOI":"10.1109\/TCAD.2012.2185930","volume":"31","author":"X Dong","year":"2012","unstructured":"Dong X, Xu C, Xie Y, Jouppi N (2012) Nvsim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans Comput-Aided Des Integr Circuits Syst (TCAD) 31(7):994\u20131007","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst (TCAD)"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Ferreira AP, Zhou M, Bock S, Childers B, Melhem R, Moss\u00e9 D (2010) Increasing PCM main memory lifetime. In: Proceedings of the conference on design, automation and test in Europe, DATE\u201910. European Design and Automation Association, pp\u00a0914\u2013919","DOI":"10.1109\/DATE.2010.5456923"},{"key":"15_CR16","doi-asserted-by":"crossref","unstructured":"Fu C, Zhao M, Xue CJ, Orailoglu A (2014) Sleep-aware variable partitioning for energy-efficient hybrid PRAM and DRAM main memory. In: Proceedings of the 2014 international symposium on low power electronics and design, ISLPED\u201914. ACM, pp\u00a075\u201380","DOI":"10.1145\/2627369.2627616"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Guo X, Ipek E, Soyata T (2010) Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing. In: International symposium on computer architecture (ISCA), pp\u00a0371\u2013382","DOI":"10.1145\/1816038.1816012"},{"key":"15_CR18","doi-asserted-by":"publisher","first-page":"035,105","DOI":"10.1103\/PhysRevB.77.035105","volume":"77","author":"IH Inoue","year":"2008","unstructured":"Inoue IH, Yasuda S, Akinaga H, Takagi H (2008) Nonpolar resistance switching of metal\/binary-transition-metal oxides\/metal sandwiches: homogeneous\/inhomogeneous transition of current distribution. Phys Rev B 77:035,105. doi:\n10.1103\/PhysRevB.77.035105","journal-title":"Phys Rev B"},{"key":"15_CR19","doi-asserted-by":"publisher","unstructured":"Jog A, Mishra AK, Xu C, Xie Y, Narayanan V, Iyer R, Das CR (2012) Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs. In: Design automation conference (DAC), pp\u00a0243\u2013252. doi:\n10.1145\/2228360.2228406","DOI":"10.1145\/2228360.2228406"},{"key":"15_CR20","doi-asserted-by":"crossref","unstructured":"Jung J, Nakata Y, Yoshimoto M, Kawaguchi H (2013) Energy-efficient spin-transfer torque RAM cache exploiting additional all-zero-data flags. In: International symposium on quality electronic design (ISQED), pp\u00a0216\u2013222","DOI":"10.1109\/ISQED.2013.6523613"},{"key":"15_CR21","unstructured":"Kim YB, Lee SR, Lee D, Lee CB, Chang M, Hur JH, Lee MJ, Park GS, Kim CJ, Chung Ui, Yoo IK, Kim K (2011) Bi-layered RRAM with unlimited endurance and extremely uniform switching. In: Symposium on VLSI technology (VLSIT), pp\u00a052\u201353"},{"key":"15_CR22","doi-asserted-by":"crossref","unstructured":"Lee BC, Ipek E, Mutlu O, Burger D (2009) Architecting phase change memory as a scalable DRAM alternative. In: Proceedings of the 36th annual international symposium on computer architecture (ISCA), pp\u00a02\u201313","DOI":"10.1145\/1555754.1555758"},{"issue":"3","key":"15_CR23","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/1555815.1555758","volume":"37","author":"BC Lee","year":"2009","unstructured":"Lee BC, Ipek E, Mutlu O, Burger D (2009) Architecting phase change memory as a scalable DRAM alternative. SIGARCH Comput Archit News 37(3):2\u201313","journal-title":"SIGARCH Comput Archit News"},{"key":"15_CR24","doi-asserted-by":"crossref","unstructured":"Lee S, Bahn H, Noh SH (2011) Characterizing memory write references for efficient management of hybrid PCM and DRAM memory. In: Proceedings of the 2011 IEEE 19th annual international symposium on modelling, analysis, and simulation of computer and telecommunication systems, MASCOTS\u201911. IEEE Computer Society, pp\u00a0168\u2013175","DOI":"10.1109\/MASCOTS.2011.68"},{"issue":"9","key":"15_CR25","doi-asserted-by":"crossref","first-page":"2187","DOI":"10.1109\/TC.2013.98","volume":"63","author":"S Lee","year":"2014","unstructured":"Lee S, Bahn H, Noh SH (2014) Clock-dwf: a write-history-aware page replacement algorithm for hybrid PCM and DRAM memory architectures. IEEE Trans Comput 63(9):2187\u20132200","journal-title":"IEEE Trans Comput"},{"key":"15_CR26","unstructured":"Li H, Chen Y (2009) An overview of non-volatile memory technology and the implication for tools and architectures. In: Design, automation test in Europe conference exhibition (DATE), pp\u00a0731\u2013736"},{"key":"15_CR27","doi-asserted-by":"crossref","unstructured":"Li Q, Li J, Shi L, Xue CJ, He Y (2012) Mac: migration-aware compilation for STT-RAM based hybrid cache in embedded systems. In: International symposium on low power electronics and design (ISLPED), pp\u00a0351\u2013356","DOI":"10.1145\/2333660.2333738"},{"issue":"8","key":"15_CR28","doi-asserted-by":"crossref","first-page":"1829","DOI":"10.1109\/TVLSI.2013.2278295","volume":"22","author":"Q Li","year":"2014","unstructured":"Li Q, Li J, Shi L, Zhao M, Xue C, He Y (2014) Compiler-assisted STT-RAM-based hybrid cache for energy efficient embedded systems. IEEE Trans Very Large Scale Integr (VLSI) Syst 22(8):1829\u20131840","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"15_CR29","doi-asserted-by":"crossref","unstructured":"Li Q, Zhao M, Hu J, Liu Y, He Y, Xue CJ (2015) Compiler directed automatic stack trimming for efficient non-volatile processors. In: Annual design automation conference (DAC), pp\u00a0183:1\u2013183:6","DOI":"10.1145\/2744769.2744809"},{"key":"15_CR30","doi-asserted-by":"crossref","unstructured":"Li Y, Chen Y, Jones AK (2012) A software approach for combating asymmetries of non-volatile memories. In: International symposium on low power electronics and design (ISLPED), pp\u00a0191\u2013196","DOI":"10.1145\/2333660.2333708"},{"key":"15_CR31","doi-asserted-by":"crossref","unstructured":"Liu T, Zhao Y, Xue CJ, Li M (2011) Power-aware variable partitioning for dsps with hybrid PRAM and DRAM main memory. In: Proceedings of the 48th design automation conference, DAC\u201911. ACM, pp\u00a0405\u2013410","DOI":"10.1145\/2024724.2024819"},{"key":"15_CR32","doi-asserted-by":"publisher","unstructured":"Liu Y, Yang H, Wang Y, Wang C, Sheng X, Li S, Zhang D, Sun Y (2014) Ferroelectric nonvolatile processor design, optimization, and application. In: Xie Y (ed) Emerging memory technologies. Springer New York, pp\u00a0289\u2013322. doi:\n10.1007\/978-1-4419-9551-3_11","DOI":"10.1007\/978-1-4419-9551-3_11"},{"issue":"2","key":"15_CR33","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/L-CA.2012.2","volume":"11","author":"J Meza","year":"2012","unstructured":"Meza J, Chang J, Yoon H, Mutlu O, Ranganathan P (2012) Enabling efficient and scalable hybrid memories using fine-granularity DRAM cache management. IEEE Comput Archit Lett 11(2):61\u201364","journal-title":"IEEE Comput Archit Lett"},{"key":"15_CR34","doi-asserted-by":"publisher","unstructured":"Mittal S, Vetter J, Li D (2014) Lastingnvcache: a technique for improving the lifetime of non-volatile caches. In: IEEE computer society annual symposium on VLSI (ISVLSI), pp\u00a0534\u2013540. doi:\n10.1109\/ISVLSI.2014.69","DOI":"10.1109\/ISVLSI.2014.69"},{"issue":"6","key":"15_CR35","doi-asserted-by":"crossref","first-page":"1524","DOI":"10.1109\/TPDS.2014.2324563","volume":"26","author":"S Mittal","year":"2015","unstructured":"Mittal S, Vetter J, Li D (2015) A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches. IEEE Trans Parallel Distrib Syst 26(6):1524\u20131537","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"15_CR36","doi-asserted-by":"crossref","unstructured":"Mittal S, Vetter JS, Li D (2014) Writesmoothing: improving lifetime of non-volatile caches using intra-set wear-leveling. In: Proceedings of the 24th edition of the Great Lakes symposium on VLSI (GLSVLSI), pp\u00a0139\u2013144","DOI":"10.1145\/2591513.2591525"},{"key":"15_CR37","doi-asserted-by":"crossref","unstructured":"Papandreou N, Pozidis H, Pantazi A, Sebastian A, Breitwisch M, Lam\u00a0C, Eleftheriou E (2011) Programming algorithms for multilevel phase-change memory. In: IEEE international symposium on circuits and systems (ISCAS), pp\u00a0329\u2013332","DOI":"10.1109\/ISCAS.2011.5937569"},{"key":"15_CR38","doi-asserted-by":"crossref","unstructured":"Park H, Yoo S, Lee S (2011) Power management of hybrid DRAM\/PRAM-based main memory. In: Proceedings of the 48th design automation conference, DAC\u201911. ACM, pp\u00a059\u201364","DOI":"10.1145\/2024724.2024738"},{"key":"15_CR39","unstructured":"Park Y, Shin DJ, Park SK, Park KH (2011) Power-aware memory management for hybrid main memory. In: 2011 The 2nd international conference on next generation information technology (ICNIT), pp\u00a082\u201385"},{"key":"15_CR40","unstructured":"Quan B, Zhang T, Chen T, Wu J (2012) Prediction table based management policy for STT-RAM and SRAM hybrid cache. In: International conference on computing and convergence technology (ICCCT), pp\u00a01092\u20131097"},{"key":"15_CR41","doi-asserted-by":"crossref","unstructured":"Qureshi MK, Karidis J, Franceschini M, Srinivasan V, Lastras L, Abali B (2009) Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. In: Proceedings of the 42nd annual IEEE\/ACM international symposium on microarchitecture, MICRO 42. ACM, pp\u00a014\u201323","DOI":"10.1145\/1669112.1669117"},{"key":"15_CR42","doi-asserted-by":"crossref","unstructured":"Qureshi MK, Srinivasan V, Rivers JA (2009) Scalable high performance main memory system using phase-change memory technology. In: Proceedings of the 36th annual international symposium on computer architecture, ISCA\u201909. ACM, pp\u00a024\u201333","DOI":"10.1145\/1555754.1555760"},{"key":"15_CR43","doi-asserted-by":"crossref","unstructured":"Ramos LE, Gorbatov E, Bianchini R (2011) Page placement in hybrid memory systems. In: Proceedings of the international conference on supercomputing, ICS\u201911. ACM, pp\u00a085\u201395","DOI":"10.1145\/1995896.1995911"},{"key":"15_CR44","doi-asserted-by":"publisher","unstructured":"Raoux S, Burr G, Breitwisch M, Rettner C, Chen Y, Shelby R, Salinga M, Krebs D, Chen SH, Lung H, Lam C (2008) Phase-change random access memory: a scalable technology. IBM J Res Dev 52(4.5):465\u2013479. doi:\n10.1147\/rd.524.0465","DOI":"10.1147\/rd.524.0465"},{"key":"15_CR45","doi-asserted-by":"crossref","unstructured":"Rasquinha M, Choudhary D, Chatterjee S, Mukhopadhyay S, Yalamanchili\u00a0S (2010) An energy efficient cache design using spin torque transfer (STT) RAM. In: International symposium on low power electronics and design (ISLPED), pp\u00a0389\u2013394","DOI":"10.1145\/1840845.1840931"},{"key":"15_CR46","doi-asserted-by":"crossref","unstructured":"Rogers BM, Krishna A, Bell GB, Vu K, Jiang X, Solihin Y (2009) Scaling the bandwidth wall: challenges in and avenues for CMP scaling. In: International symposium on computer architecture (ISCA), pp\u00a0371\u2013382","DOI":"10.1145\/1555754.1555801"},{"key":"15_CR47","doi-asserted-by":"crossref","unstructured":"Seok H, Park Y, Park KH (2011) Migration based page caching algorithm for a hybrid main memory of DRAM and PRAM. In: Proceedings of the 2011 ACM symposium on applied computing, SAC\u201911. ACM, pp\u00a0595\u2013599","DOI":"10.1145\/1982185.1982312"},{"issue":"3","key":"15_CR48","doi-asserted-by":"crossref","first-page":"383","DOI":"10.1145\/1816038.1816014","volume":"38","author":"NH Seong","year":"2010","unstructured":"Seong NH, Woo DH, Lee HHS (2010) Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping. SIGARCH Comput Archit News 38(3):383\u2013394","journal-title":"SIGARCH Comput Archit News"},{"key":"15_CR49","doi-asserted-by":"crossref","unstructured":"Sharifi A, Kandemir M (2011) Automatic feedback control of shared hybrid caches in 3D chip multiprocessors. In: International conference on parallel, distributed and network-based processing (PDP), pp\u00a0393\u2013400","DOI":"10.1109\/PDP.2011.83"},{"key":"15_CR50","volume-title":"Using cache-coloring to mitigate inter-set write variation in non-volatile caches","author":"A Sharifi","year":"2013","unstructured":"Sharifi A, Kandemir M (2013) Using cache-coloring to mitigate inter-set write variation in non-volatile caches. In: Iowa State University, Ames, Technical report"},{"key":"15_CR51","doi-asserted-by":"crossref","unstructured":"Shin DJ, Park SK, Kim SM, Park KH (2012) Adaptive page grouping for energy efficiency in hybrid PRAM-DRAM main memory. In: Proceedings of the 2012 ACM research in applied computation symposium, RACS\u201912. ACM, pp\u00a0395\u2013402","DOI":"10.1145\/2401603.2401689"},{"key":"15_CR52","doi-asserted-by":"crossref","unstructured":"Smullen C, Mohan V, Nigam A, Gurumurthi S, Stan M (2011) Relaxing non-volatility for fast and energy-efficient STT-RAM caches. In: International symposium on high performance computer architecture (HPCA), pp\u00a050\u201361","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"15_CR53","doi-asserted-by":"crossref","unstructured":"Sun G, Dong X, Xie Y, Li J, Chen Y (2009) A novel architecture of the 3D stacked MRAM l2 cache for CMPS. In: International symposium on high performance computer architecture (HPCA), pp\u00a0239\u2013249","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"15_CR54","doi-asserted-by":"publisher","unstructured":"Sun G, Kursun E, Rivers JA, Xie Y (2013) Exploring the vulnerability of CMPS to soft errors with 3D stacked nonvolatile memory. J Emerg Technol Comput Syst 9(3):22:1\u201322:22. doi:\n10.1145\/2491679","DOI":"10.1145\/2491679"},{"key":"15_CR55","doi-asserted-by":"crossref","unstructured":"Sun Z, Bi X, Li HH, Wong WF, Ong ZL, Zhu X, Wu W (2011) Multi retention level STT-RAM cache designs with a dynamic refresh scheme. In: International symposium on microarchitecture (MICRO), pp\u00a0329\u2013338","DOI":"10.1145\/2155620.2155659"},{"key":"15_CR56","doi-asserted-by":"crossref","unstructured":"Sun Z, Wu W, Li H (2013) Cross-layer racetrack memory design for ultra high density and low power consumption. In: Design automation conference (DAC), pp\u00a01\u20136","DOI":"10.1145\/2463209.2488799"},{"issue":"7","key":"15_CR57","doi-asserted-by":"crossref","first-page":"1271","DOI":"10.1109\/TVLSI.2012.2208129","volume":"21","author":"W Tian","year":"2013","unstructured":"Tian W, Zhao Y, Shi L, Li Q, Li J, Xue CJ, Li M, Chen E (2013) Task allocation on nonvolatile-memory-based hybrid main memory. IEEE Trans Very Large Scale Integr Syst 21(7):1271\u20131284","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"15_CR58","doi-asserted-by":"crossref","unstructured":"Venkatesan R, Kozhikkottu V, Augustine C, Raychowdhury A, Roy K, Raghunathan A (2012) Tapecache: a high density, energy efficient cache based on domain wall memory. In: International symposium on low power electronics and design (ISLPED), pp\u00a0185\u2013190","DOI":"10.1145\/2333660.2333707"},{"key":"15_CR59","doi-asserted-by":"crossref","unstructured":"Venkatesan R, Kozhikkottu V, Augustine C, Raychowdhury A, Roy K, Raghunathan A (2012) Tapecache: a high density, energy efficient cache based on domain wall memory. In: International symposium on low power electronics and design (ISLPED), pp\u00a0185\u2013190","DOI":"10.1145\/2333660.2333707"},{"key":"15_CR60","doi-asserted-by":"crossref","unstructured":"Venkatesan R, Sharad M, Roy K, Raghunathan A (2013) DWM-tapestri \u2013 an energy efficient all-spin cache using domain wall shift based writes. In: Design, automation & test in Europe conference & exhibition (DATE), pp\u00a01825\u20131830","DOI":"10.7873\/DATE.2013.365"},{"key":"15_CR61","doi-asserted-by":"publisher","unstructured":"Wang J, Dong X, Xie Y, Jouppi N (2013) i2wap: improving non-volatile cache lifetime by reducing inter- and intra-set write variations. In: International symposium on high performance computer architecture (HPCA2013), pp\u00a0234\u2013245. doi:\n10.1109\/HPCA.2013.6522322","DOI":"10.1109\/HPCA.2013.6522322"},{"key":"15_CR62","doi-asserted-by":"crossref","unstructured":"Wang Y, Liu Y, Li S, Zhang D, Zhao B, Chiang MF, Yan Y, Sai B, Yang H (2012) A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops. In: Proceedings of the ESSCIRC (ESSCIRC), pp\u00a0149\u2013152","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"15_CR63","doi-asserted-by":"crossref","unstructured":"Wu X, Li J, Zhang L, Speight E, Rajamony R, Xie Y (2009) Hybrid cache architecture with disparate memory technologies. In: Proceedings of the 36th annual international symposium on computer architecture (ISCA), pp\u00a034\u201345","DOI":"10.1145\/1555754.1555761"},{"issue":"3","key":"15_CR64","doi-asserted-by":"crossref","first-page":"483","DOI":"10.1109\/TVLSI.2009.2035509","volume":"19","author":"W Xu","year":"2011","unstructured":"Xu W, Sun H, Wang X, Chen Y, Zhang T (2011) Design of last-level on-chip cache using spin-torque transfer RAM (STT RAM). IEEE Trans Very Large Scale Integr (VLSI) Syst 19(3):483\u2013493","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"15_CR65","doi-asserted-by":"crossref","unstructured":"Xue CJ, Zhang Y, Chen Y, Sun G, Yang JJ, Li H (2011) Emerging non-volatile memories: opportunities and challenges. In: Proceedings of international conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp\u00a0325\u2013334","DOI":"10.1145\/2039370.2039420"},{"key":"15_CR66","doi-asserted-by":"crossref","unstructured":"Yang BD, Lee JE, Kim JS, Cho J, Lee SY, gon Yu B (2007) A low power phase-change random access memory using a data-comparison write scheme. In: IEEE international symposium on circuits and systems, ISCAS\u201907, pp\u00a03014\u20133017","DOI":"10.1109\/ISCAS.2007.377981"},{"issue":"2","key":"15_CR67","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1109\/L-CA.2013.8","volume":"13","author":"S Yazdanshenas","year":"2014","unstructured":"Yazdanshenas S, Pirbasti M, Fazeli M, Patooghy A (2014) Coding last level STT-RAM cache for high endurance and low power. Comput Archit Lett 13(2):73\u201376","journal-title":"Comput Archit Lett"},{"key":"15_CR68","doi-asserted-by":"crossref","unstructured":"Yoon H (2012) Row buffer locality aware caching policies for hybrid memories. In: Proceedings of the 2012 IEEE 30th international conference on computer design, ICCD\u201912. IEEE Computer Society, pp\u00a0337\u2013344","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"15_CR69","first-page":"005","volume":"2011","author":"H Yoon","year":"2011","unstructured":"Yoon H, Meza J, Harding R, Ausavarungnirun R, Mutlu O (2011) Dynrbla: a high-performance and energy-efficient row buffer locality-aware caching policy for hybrid memories. SAFARI Technical Report No. 2011\u2013005","journal-title":"SAFARI Technical Report No."},{"key":"15_CR70","unstructured":"Yun J, Lee S, Yoo S (2012) Bloom filter-based dynamic wear leveling for phase-change RAM. In: Proceedings of the conference on design, automation and test in Europe, DATE\u201912. EDA Consortium, pp\u00a01513\u20131518"},{"key":"15_CR71","doi-asserted-by":"crossref","unstructured":"Zhang W, Li T (2009) Exploring phase change memory and 3D die-stacking for power\/thermal friendly, fast and durable memory architectures. In: Proceedings of the 2009 18th international conference on parallel architectures and compilation techniques, PACT\u201909. IEEE Computer Society, pp\u00a0101\u2013112","DOI":"10.1109\/PACT.2009.30"},{"issue":"2","key":"15_CR72","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1109\/TCAD.2014.2376989","volume":"34","author":"M Zhao","year":"2015","unstructured":"Zhao M, Jiang L, Shi L, Zhang Y, Xue C (2015) Wear relief for high-density phase change memory through cell morphing considering process variation. IEEE Trans Comput-Aided Des Integr Circuits Syst 34(2):227\u2013237","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"15_CR73","doi-asserted-by":"crossref","unstructured":"Zhao M, Li Q, Xie M, Liu Y, Hu J, Xue CJ (2015) Software assisted non-volatile register reduction for energy harvesting based cyber-physical system. In: Design, automation & test in Europe conference & exhibition (DATE), pp\u00a0567\u2013572","DOI":"10.7873\/DATE.2015.0619"},{"key":"15_CR74","first-page":"40","volume-title":"Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-cmos design","author":"W Zhao","year":"2006","unstructured":"Zhao W, Belhaire E, Mistral Q, Chappert C, Javerliac V, Dieny B, Nicolle E (2006) Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-cmos design. In: IEEE international behavioral modeling and simulation workshop, pp\u00a040\u201343"},{"issue":"3","key":"15_CR75","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/1555815.1555759","volume":"37","author":"P Zhou","year":"2009","unstructured":"Zhou P, Zhao B, Yang J, Zhang Y (2009) A durable and energy efficient main memory using phase change memory technology. SIGARCH Comput Archit News 37(3):14\u201323","journal-title":"SIGARCH Comput Archit News"},{"key":"15_CR76","doi-asserted-by":"crossref","unstructured":"Zhou P, Zhao B, Yang J, Zhang Y (2009) Energy reduction for STT-RAM using early write termination. In: International conference on computer-aided design (ICCAD), pp\u00a0264\u2013268","DOI":"10.1145\/1687399.1687448"},{"issue":"11","key":"15_CR77","doi-asserted-by":"publisher","first-page":"1786","DOI":"10.1109\/JPROC.2008.2004313","volume":"96","author":"JG Zhu","year":"2008","unstructured":"Zhu JG (2008) Magnetoresistive random access memory: the path to competitiveness and scalability. Proc IEEE 96(11):1786\u20131798. doi:\n10.1109\/JPROC.2008.2004313","journal-title":"Proc IEEE"},{"key":"15_CR78","unstructured":"Zwerg M, Baumann A, Kuhn R, Arnold M, Nerlich R, Herzog M, Ledwa\u00a0R, Sichert C, Rzehak V, Thanigai P, Eversmann BO (2011) An 82\u03bcA\/MHz microcontroller with embedded feram for energy-harvesting applications. In: International solid-state circuits conference (ISSCC), pp\u00a0334\u2013336"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T07:57:29Z","timestamp":1506499049000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":78,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_15","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}