{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T03:37:45Z","timestamp":1742960265898,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":109,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401772662"},{"type":"electronic","value":"9789401772679"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_16","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T13:54:06Z","timestamp":1506434046000},"page":"461-489","source":"Crossref","is-referenced-by-count":3,"title":["Network-on-Chip Design"],"prefix":"10.1007","author":[{"given":"Haseeb","family":"Bokhari","sequence":"first","affiliation":[]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"16_CR1","unstructured":"ARM AMBA Interconnect Specification. http:\/\/www.arm.com\/products\/system-ip\/amba-specifications.php"},{"key":"16_CR2","unstructured":"EZChip TileGX Multicore Architecture. http:\/\/www.tilera.com\/products\/?ezchip=585&spage=614"},{"key":"16_CR3","unstructured":"IBM CoreConnect Bus Technology. http:\/\/www.xilinx.com\/products\/intellectual-property\/dr_pcentral_coreconnect.html"},{"key":"16_CR4","unstructured":"Sonics. http:\/\/www.sonicsinc.com\/"},{"key":"16_CR5","unstructured":"Xtensa Processors. http:\/\/ip.cadence.com\/ipportfolio\/tensilica-ip\/xtensa-customizable"},{"key":"16_CR6","unstructured":"AMBA AXI and ACE Protocol Specification (2013) http:\/\/infocenter.arm.com\/help\/index.jsp?topic=\/com.arm.doc.ihi0022e\/index.html"},{"key":"16_CR7","unstructured":"Arteris NoC (2015) http:\/\/www.arteris.com\/"},{"key":"16_CR8","unstructured":"Aisopos K (2012) Fault tolerant architectures for on-chip networks. PhD Thesis, Princeton University"},{"key":"16_CR9","first-page":"760","volume":"2008","author":"M Al Faruque","year":"2008","unstructured":"Al\u00a0Faruque M, Krist R, Henkel J (2008) Adam: run-time agent-based distributed application mapping for on-chip communication. In: 45th ACM\/IEEE design automation conference, DAC 2008, pp\u00a0760\u2013765","journal-title":"DAC"},{"key":"16_CR10","doi-asserted-by":"publisher","unstructured":"Al\u00a0Faruque MA, Krist R, Henkel J (2008) ADAM: run-time agent-based distributed application mapping for on-chip communication. In: Proceedings of the 45th IEEE\/ACM design automation conference (DAC), pp\u00a0760\u2013765. doi: 10.1145\/1391469.1391664","DOI":"10.1145\/1391469.1391664"},{"key":"16_CR11","unstructured":"Becker DU (2012) Efficient microarchitecture for network-on-chip routers. Ph.D. thesis, Stanford University"},{"key":"16_CR12","doi-asserted-by":"publisher","unstructured":"Beraha R, Walter I, Cidon I, Kolodny A (2010) Leveraging application-level requirements in the design of a NoC for a 4g SoC \u2013 a case study. In: Design, automation test in Europe conference exhibition (DATE), pp\u00a01408\u20131413. doi: 10.1109\/DATE.2010.5457033","DOI":"10.1109\/DATE.2010.5457033"},{"issue":"2","key":"16_CR13","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1109\/TPDS.2005.22","volume":"16","author":"D Bertozzi","year":"2005","unstructured":"Bertozzi D, Jalabert A, Murali S, Tamhankar R, Stergiou S, Benini\u00a0L, De\u00a0Micheli G (2005) NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Trans Parallel Distrib Syst 16(2):113\u2013129","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"16_CR14","doi-asserted-by":"publisher","unstructured":"Bogdan P, Marculescu R, Jain S, Gavila R (2012) An optimal control approach to power management for multi-voltage and frequency islands multiprocessor platforms under highly variable workloads. In: 2012 sixth IEEE\/ACM international symposium on networks on chip (NoCS), pp\u00a035\u201342. doi: 10.1109\/NOCS.2012.32","DOI":"10.1109\/NOCS.2012.32"},{"issue":"3","key":"16_CR15","doi-asserted-by":"publisher","first-page":"207","DOI":"10.1109\/TC.1981.1675756","volume":"30","author":"SH Bokhari","year":"1981","unstructured":"Bokhari SH (1981) On the mapping problem. IEEE Trans Comput 30(3):207\u2013214 doi: 10.1109\/TC.1981.1675756","journal-title":"IEEE Trans Comput"},{"key":"16_CR16","doi-asserted-by":"crossref","unstructured":"Borkar S (2007) Thousand core chips: a technology perspective. In: Proceedings of the 44th design automation conference. ACM, pp\u00a0746\u2013749","DOI":"10.1145\/1278480.1278667"},{"issue":"5","key":"16_CR17","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1145\/1941487.1941507","volume":"54","author":"S Borkar","year":"2011","unstructured":"Borkar S, Chien AA (2011) The future of microprocessors. Commun ACM 54(5):67\u201377. doi: 10.1145\/1941487.1941507","journal-title":"Commun ACM"},{"issue":"6","key":"16_CR18","doi-asserted-by":"crossref","first-page":"810","DOI":"10.1006\/jpdc.2000.1714","volume":"61","author":"TD Braun","year":"2001","unstructured":"Braun TD, Siegel HJ, Beck N, B\u00f6l\u00f6ni LL, Maheswaran M, Reuther AI, Robertson JP, Theys MD, Yao B, Hensgen D et\u00a0al (2001) A comparison of eleven static heuristics for mapping a class of independent tasks onto heterogeneous distributed computing systems. J Parallel Distrib comput 61(6):810\u2013837","journal-title":"J Parallel Distrib comput"},{"key":"16_CR19","doi-asserted-by":"publisher","first-page":"1266","DOI":"10.1145\/2228360.2228597","volume-title":"Proceedings of the 49th design automation conference, DAC\u201912","author":"J Castrillon","year":"2012","unstructured":"Castrillon J, Tretter A, Leupers R, Ascheid G (2012) Communication-aware mapping of KPN applications onto heterogeneous MPSoCs. In: Proceedings of the 49th design automation conference, DAC\u201912. ACM, New York, pp\u00a01266\u20131271. doi: 10.1145\/2228360.2228597"},{"key":"16_CR20","unstructured":"CHAN J (2007) Energy-aware synthesis for networks on chip architectures. Ph.D. thesis, UNSW"},{"key":"16_CR21","doi-asserted-by":"publisher","unstructured":"Chan J, Parameswaran S (2004) Nocgen: a template based reuse methodology for networks on chip architecture. In: 17th international conference on VLSI design, 2004. Proceedings. pp\u00a0717\u2013720. doi: 10.1109\/ICVD.2004.1261011","DOI":"10.1109\/ICVD.2004.1261011"},{"key":"16_CR22","doi-asserted-by":"publisher","unstructured":"Chao HL, Chen YR, Tung SY, Hsiung PA, Chen SJ (2012) Congestion-aware scheduling for NoC-based reconfigurable systems. In: Design, automation test in Europe conference exhibition (DATE), pp\u00a01561\u20131566. doi: 10.1109\/DATE.2012.6176721","DOI":"10.1109\/DATE.2012.6176721"},{"key":"16_CR23","unstructured":"Chen L (2014) Design of low-power and resource-efficient on-chip networks. Ph.D. thesis, University of Southern California"},{"key":"16_CR24","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1109\/MICRO.2012.33","volume-title":"Proceedings of the 45th annual IEEE\/ACM international symposium on microarchitecture, MICRO\u201912","author":"L Chen","year":"2012","unstructured":"Chen L, Pinkston TM (2012) Nord: node-router decoupling for effective power-gating of on-chip routers. In: Proceedings of the 45th annual IEEE\/ACM international symposium on microarchitecture, MICRO\u201912. IEEE Computer Society, Washington, DC, pp\u00a0270\u2013281. doi: 10.1109\/MICRO.2012.33"},{"key":"16_CR25","doi-asserted-by":"publisher","unstructured":"Chen X, Xu Z, Kim H, Gratz P, Hu J, Kishinevsky M, Ogras U (2012) In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches. In: 2012 sixth IEEE\/ACM international symposium on networks on chip (NoCS), pp\u00a043\u201350. doi: 10.1109\/NOCS.2012.12","DOI":"10.1109\/NOCS.2012.12"},{"key":"16_CR26","doi-asserted-by":"publisher","unstructured":"Chen X, Xu Z, Kim H, Gratz PV, Hu J, Kishinevsky M, Ogras U, Ayoub R (2013) Dynamic voltage and frequency scaling for shared resources in multicore processor designs. In: Proceedings of the 50th design automation conference, DAC\u201913. ACM, New York, pp\u00a0114:1\u2013114:7. doi: 10.1145\/2463209.2488874","DOI":"10.1145\/2463209.2488874"},{"key":"16_CR27","doi-asserted-by":"crossref","unstructured":"Cheng HY, Zhan J, Zhao J, Xie Y, Sampson J, Irwin MJ (2015) Core vs. uncore: the heart of darkness. In: 2015 52nd ACM\/EDAC\/IEEE design automation conference (DAC). IEEE, pp\u00a01\u20136","DOI":"10.1145\/2744769.2747916"},{"key":"16_CR28","doi-asserted-by":"publisher","first-page":"164","DOI":"10.1109\/ICCD.2008.4751856","volume":"2008","author":"CL Chou","year":"2008","unstructured":"Chou CL, Marculescu R (2008) Contention-aware application mapping for network-on-chip communication architectures. In: IEEE international conference on computer design, ICCD 2008, pp\u00a0164\u2013169. doi: 10.1109\/ICCD.2008.4751856","journal-title":"In: IEEE international conference on computer design, ICCD"},{"key":"16_CR29","first-page":"684","volume-title":"Design automation conference, 2001","author":"WJ Dally","year":"2001","unstructured":"Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Design automation conference, 2001. Proceedings. IEEE, pp\u00a0684\u2013689"},{"key":"16_CR30","unstructured":"Dally WJ, Towles BP (2004) Principles and practices of interconnection networks. Elsevier"},{"key":"16_CR31","unstructured":"Das R (2010) Application-aware on-chip networks. Ph.D. thesis, The Pennsylvania State University"},{"key":"16_CR32","doi-asserted-by":"publisher","unstructured":"Das R, Ausavarungnirun R, Mutlu O, Kumar A, Azimi M (2013) Application-to-core mapping policies to reduce memory system interference in multi-core systems. In: 2013 IEEE 19th international symposium on high performance computer architecture (HPCA2013), pp\u00a0107\u2013118. doi: 10.1109\/HPCA.2013.6522311","DOI":"10.1109\/HPCA.2013.6522311"},{"key":"16_CR33","doi-asserted-by":"publisher","first-page":"320","DOI":"10.1145\/2485922.2485950","volume-title":"Proceedings of the 40th annual international symposium on computer architecture, ISCA\u201913","author":"R Das","year":"2013","unstructured":"Das R, Narayanasamy S, Satpathy SK, Dreslinski RG (2013) Catnap: energy proportional multiple network-on-chip. In: Proceedings of the 40th annual international symposium on computer architecture, ISCA\u201913. ACM, New York, pp\u00a0320\u2013331. doi: 10.1145\/2485922.2485950"},{"key":"16_CR34","doi-asserted-by":"crossref","unstructured":"Daveau JM, Ismail TB, Jerraya AA (1995) Synthesis of system-level communication by an allocation-based approach. In: Proceedings of the 8th international symposium on system synthesis. ACM, pp\u00a0150\u2013155","DOI":"10.1109\/ISSS.1995.520627"},{"key":"16_CR35","doi-asserted-by":"crossref","unstructured":"Daya BK, Chen CHO, Subramanian S, Kwon WC, Park S, Krishna T, Holt J, Chandrakasan AP, Peh LS (2014) Scorpio: a 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering. In: 2014 ACM\/IEEE 41st international symposium on computer architecture (ISCA). IEEE, pp\u00a025\u201336","DOI":"10.1109\/ISCA.2014.6853232"},{"key":"16_CR36","isbn-type":"print","volume-title":"Multiprocessor systems-on-chips","author":"AA Jerraya","year":"2005","unstructured":"Jerraya AA, Wolf W (2005) Multiprocessor systems-on-chips. The Morgan Kaufmann series in systems on silicon. Morgan Kaufmann. ISBN:0-12385-251-X","ISBN":"https:\/\/id.crossref.org\/isbn\/012385251X"},{"issue":"5","key":"16_CR37","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1109\/JSSC.1974.1050511","volume":"9","author":"RH Dennard","year":"1974","unstructured":"Dennard RH, Gaensslen FH, Rideout VL, Bassous E, LeBlanc AR (1974) Design of Ion-implanted MOSFET\u2019s with very small physical dimensions. IEEE J Solid-State Circuits 9(5):256\u2013268","journal-title":"IEEE J Solid-State Circuits"},{"key":"16_CR38","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-4301-8","volume-title":"Microarchitecture of network-on-chip routers","author":"G Dimitrakopoulos","year":"2015","unstructured":"Dimitrakopoulos G, Psarras A, Seitanidis I (2015) Microarchitecture of network-on-chip routers. Springer"},{"key":"16_CR39","doi-asserted-by":"crossref","unstructured":"Esmaeilzadeh H, Blem E, St.Amant R, Sankaralingam K, Burger D (2011) Dark silicon and the end of multicore scaling. In: 38th annual international symposium on computer architecture (ISCA), pp\u00a0365\u2013376","DOI":"10.1145\/2000064.2000108"},{"key":"16_CR40","doi-asserted-by":"publisher","unstructured":"Fallin C, Craik C, Mutlu O (2011) Chipper: a low-complexity bufferless deflection router. In: 2011 IEEE 17th international symposium on high performance computer architecture (HPCA), pp\u00a0144\u2013155. doi: 10.1109\/HPCA.2011.5749724","DOI":"10.1109\/HPCA.2011.5749724"},{"key":"16_CR41","first-page":"65","volume-title":"9th international symposium on system synthesis, 1996","author":"M Gasteier","year":"1996","unstructured":"Gasteier M, Glesner M (1996) Bus-based communication synthesis on system-level. In: 9th international symposium on system synthesis, 1996. Proceedings. IEEE, pp. 65\u201370"},{"key":"16_CR42","doi-asserted-by":"publisher","first-page":"306","DOI":"10.1145\/1837274.1837353","volume-title":"Proceedings of the 47th design automation conference, DAC\u201910","author":"K Goossens","year":"2010","unstructured":"Goossens K, Hansson A (2010) The AEthereal network on chip after ten years: goals, evolution, lessons, and future. In: Proceedings of the 47th design automation conference, DAC\u201910. ACM, New York, pp\u00a0306\u2013311. doi: 10.1145\/1837274.1837353"},{"key":"16_CR43","first-page":"211","volume-title":"Proceedings of international symposium on networks on chip (NOCS)","author":"A Hansson","year":"2008","unstructured":"Hansson A, Wiggers M, Moonen A, Goossens K, Bekooij M (2008) Applying dataflow analysis to dimension buffers for guaranteed performance in networks on chip. In: Proceedings of international symposium on networks on chip (NOCS). IEEE Computer Society, Washington, DC, pp\u00a0211\u2013212"},{"key":"16_CR44","doi-asserted-by":"crossref","unstructured":"Hesse R, Jerger NE (2015) Improving DVFS in NoCs with coherence prediction. In: 2015 9th IEEE\/ACM international symposium on networks on chip (NoCS)","DOI":"10.1145\/2786572.2786595"},{"key":"16_CR45","doi-asserted-by":"publisher","first-page":"212","DOI":"10.1145\/1403375.1403427","volume-title":"Proceedings of the conference on design, automation and test in Europe, DATE\u201908","author":"PKF H\u00f6lzenspies","year":"2008","unstructured":"H\u00f6lzenspies PKF, Hurink JL, Kuper J, Smit GJM (2008) Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSoC). In: Proceedings of the conference on design, automation and test in Europe, DATE\u201908. ACM, New York, pp\u00a0212\u2013217. doi: 10.1145\/1403375.1403427"},{"issue":"5","key":"16_CR46","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MM.2007.4378783","volume":"27","author":"Y Hoskote","year":"2007","unstructured":"Hoskote Y, Vangal S, Singh A, Borkar N, Borkar S (2007) A 5-GHz mesh interconnect for a TeraFlops processor. IEEE Micro 27(5):51\u201361","journal-title":"IEEE Micro"},{"issue":"1","key":"16_CR47","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1109\/JSSC.2010.2079450","volume":"46","author":"J Howard","year":"2011","unstructured":"Howard J, Dighe S, Vangal S, Ruhl G, Borkar N, Jain S, Erraguntla\u00a0V, Konow M, Riepen M, Gries M, Droege G, Lund-Larsen T, Steibl\u00a0S, Borkar S, De V, Van Der\u00a0Wijngaart R (2011) A 48-core IA-32 processor in 45\u2009nm CMOS using on-die message-passing and DVFS for performance and power scaling. IEEE J Solid-State Circuits 46(1):173\u2013183. doi: 10.1109\/JSSC.2010.2079450","journal-title":"IEEE J Solid-State Circuits"},{"key":"16_CR48","doi-asserted-by":"crossref","unstructured":"Hu Z, Buyuktosunoglu A, Srinivasan V, Zyuban V, Jacobson H, Bose P (2004) Microarchitectural techniques for power gating of execution units. In: Proceedings of the 2004 international symposium on low power electronics and design. ACM, pp\u00a032\u201337","DOI":"10.1145\/1013235.1013249"},{"key":"16_CR49","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1109\/SASP.2008.4570792","volume":"2008","author":"PK Huang","year":"2008","unstructured":"Huang PK, Hashemi M, Ghiasi S (2008) System-level performance estimation for application-specific MPSoC interconnect synthesis. In: Symposium on application specific processors, SASP 2008, pp\u00a095\u2013100. doi: 10.1109\/SASP.2008.4570792","journal-title":"In: Symposium on application specific processors, SASP"},{"key":"16_CR50","doi-asserted-by":"crossref","unstructured":"Iordanou C, Soteriou V, Aisopos K (2014) Hermes: architecting a top-performing fault-tolerant routing algorithm for networks-on-chips. In: 2014 IEEE 32nd international conference on computer design (ICCD). IEEE, pp\u00a0424\u2013431","DOI":"10.1109\/ICCD.2014.6974715"},{"key":"16_CR51","doi-asserted-by":"publisher","unstructured":"Jan Y, J\u00f3\u017awiak L (2012) Communication and memory architecture design of application-specific high-end multiprocessors. VLSI Des 2012:12:12\u201312:12. doi: 10.1155\/2012\/794753","DOI":"10.1155\/2012\/794753"},{"key":"16_CR52","doi-asserted-by":"crossref","unstructured":"Javaid H, He X, Ignjatovic A, Parameswaran S (2010) Optimal synthesis of latency and throughput constrained pipelined MPSoCs targeting streaming applications. In: 2010 IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp\u00a075\u201384","DOI":"10.1145\/1878961.1878978"},{"key":"16_CR53","volume-title":"Multiprocessor systems-on-chips","author":"A Jerraya","year":"2005","unstructured":"Jerraya A, Wolf W (2005) Multiprocessor systems-on-chips. Electronics & electrical. Morgan Kaufmann. http:\/\/books.google.com.au\/books?id=7i9Z69lrYBoC"},{"issue":"4","key":"16_CR54","first-page":"267","volume":"3","author":"P Kermani","year":"1976","unstructured":"Kermani P, Kleinrock L (1979) Virtual cut-through: a new computer communication switching technique. Comput Netw (1976) 3(4):267\u2013286","journal-title":"Comput Netw"},{"key":"16_CR55","doi-asserted-by":"crossref","unstructured":"Kim G, Kim J, Yoo S (2011) Flexibuffer: reducing leakage power in on-chip network routers. In: 2011 48th ACM\/EDAC\/IEEE design automation conference (DAC), pp\u00a0936\u2013941","DOI":"10.1145\/2024724.2024932"},{"issue":"3","key":"16_CR56","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/MM.2014.48","volume":"34","author":"T Krishna","year":"2014","unstructured":"Krishna T, Chen CHO, Kwon WC, Peh LS (2014) Smart: single-cycle multihop traversals over a shared network on chip. IEEE Micro 34(3):43\u201356","journal-title":"IEEE Micro"},{"key":"16_CR57","first-page":"408","volume-title":"32nd international symposium on computer architecture, ISCA\u201905","author":"R Kumar","year":"2005","unstructured":"Kumar R, Zyuban V, Tullsen DM (2005) Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling. In: 32nd international symposium on computer architecture, ISCA\u201905. Proceedings. IEEE, pp\u00a0408\u2013419"},{"key":"16_CR58","first-page":"105","volume-title":"IEEE computer society annual symposium on VLSI, 2002","author":"S Kumar","year":"2002","unstructured":"Kumar S, Jantsch A, Soininen JP, Forsell M, Millberg M, Oberg J, Tiensyrja K, Hemani A (2002) A network on chip architecture and design methodology. In: IEEE computer society annual symposium on VLSI, 2002. Proceedings. IEEE, pp\u00a0105\u2013112"},{"issue":"7","key":"16_CR59","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1016\/j.sysarc.2010.03.005","volume":"56","author":"S Beux Le","year":"2010","unstructured":"Le\u00a0Beux S, Bois G, Nicolescu G, Bouchebaba Y, Langevin M, Paulin P (2010) Combining mapping and partitioning exploration for NoC-based embedded systems. J Syst Archit 56(7):223\u2013232. doi: 10.1016\/j.sysarc.2010.03.005","journal-title":"J Syst Archit"},{"key":"16_CR60","doi-asserted-by":"publisher","first-page":"474","DOI":"10.1109\/AHS.2009.35","volume":"2009","author":"S Beux Le","year":"2009","unstructured":"Le\u00a0Beux S, Nicolescu G, Bois G, Bouchebaba Y, Langevin M, Paulin P (2009) Optimizing configuration and application mapping for MPSoC architectures. In: NASA\/ESA conference on adaptive hardware and systems, AHS 2009, pp\u00a0474\u2013481. doi: 10.1109\/AHS.2009.35","journal-title":"In: NASA\/ESA conference on adaptive hardware and systems, AHS"},{"issue":"3","key":"16_CR61","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1145\/1255456.1255460","volume":"12","author":"HG Lee","year":"2007","unstructured":"Lee HG, Chang N, Ogras UY, Marculescu R (2007) On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM Trans Des Autom Electron Syst (TODAES) 12(3):23","journal-title":"ACM Trans Des Autom Electron Syst (TODAES)"},{"key":"16_CR62","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1109\/FPT.2009.5377688","volume":"2009","author":"D Ly","year":"2009","unstructured":"Ly D, Saldana M, Chow P (2009) The challenges of using an embedded MPI for hardware-based processing nodes. In: International conference on field-programmable technology, FPT 2009, pp\u00a0120\u2013127. doi: 10.1109\/FPT.2009.5377688","journal-title":"In: International conference on field-programmable technology, FPT"},{"key":"16_CR63","doi-asserted-by":"publisher","first-page":"413","DOI":"10.1145\/2000064.2000113","volume-title":"Proceedings of the 38th annual international symposium on computer architecture, ISCA\u201911","author":"S Ma","year":"2011","unstructured":"Ma S, Enright\u00a0Jerger N, Wang Z (2011) DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip. In: Proceedings of the 38th annual international symposium on computer architecture, ISCA\u201911. ACM, New York, pp\u00a0413\u2013424. doi: 10.1145\/2000064.2000113"},{"key":"16_CR64","unstructured":"Mahadevan S, Angiolini F, Storgaard M, ndahl Olsen RG, Spars\u00f8J (2005) A network traffic generator model for fast network-on-chip simulation. In: Proceedings of design, automation and test in Europe conference and exhibition (DATE). Mahadevan05.pdf"},{"issue":"4","key":"16_CR65","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/TCAD.2011.2110470","volume":"30","author":"H Matsutani","year":"2011","unstructured":"Matsutani H, Koibuchi M, Ikebuchi D, Usami K, Nakamura H, Amano H (2011) Performance, area, and power evaluations of ultrafine-grained run-time power-gating routers for CMPs. IEEE Trans Comput-Aided Des Integr Circuits Syst 30(4):520\u2013533. doi: 10.1109\/TCAD.2011.2110470","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"16_CR66","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/NOCS.2008.4492722","volume":"2008","author":"H Matsutani","year":"2008","unstructured":"Matsutani H, Koibuchi M, Wang D, Amano H (2008) Adding slow-silent virtual channels for low-power on-chip networks. In: Second ACM\/IEEE international symposium on networks-on-chip, NoCS 2008, pp\u00a023\u201332. doi: 10.1109\/NOCS.2008.4492722","journal-title":"In: Second ACM\/IEEE international symposium on networks-on-chip, NoCS"},{"key":"16_CR67","unstructured":"Medardoni S (2009) Driving the network-on-chip revolution to remove the interconnect bottleneck in nanoscale multi-processor systems-on-chip. Ph.D. thesis, Universit\u00e0 degli studi di Ferrara"},{"key":"16_CR68","doi-asserted-by":"crossref","unstructured":"Mirzoyan D, Akesson B, Goossens K (2014) Process-variation aware mapping of best-effort and real-time streaming applications to MPSoCs. ACM Trans Embed Comput Syst (TECS) 13(61):61:1\u201361:24","DOI":"10.1145\/2490819"},{"key":"16_CR69","doi-asserted-by":"crossref","unstructured":"Mishra A, Das R, Eachempati S, Iyer R, Vijaykrishnan N, Das C (2009) A case for dynamic frequency tuning in on-chip networks. In: 42nd annual IEEE\/ACM international symposium on microarchitecture, MICRO-42, pp\u00a0292\u2013303","DOI":"10.1145\/1669112.1669151"},{"key":"16_CR70","doi-asserted-by":"publisher","unstructured":"Mishra AK, Mutlu O, Das CR (2013) A heterogeneous multiple network-on-chip design: an application-aware approach. In: Proceedings of the 50th annual design automation conference, DAC\u201913. ACM, New York, pp\u00a036:1\u201336:10. doi: 10.1145\/2463209.2488779","DOI":"10.1145\/2463209.2488779"},{"issue":"3","key":"16_CR71","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1145\/1555815.1555781","volume":"37","author":"T Moscibroda","year":"2009","unstructured":"Moscibroda T, Mutlu O (2009) A case for bufferless routing in on-chip networks. SIGARCH Comput Archit News 37(3):196\u2013207. doi: 10.1145\/1555815.1555781","journal-title":"SIGARCH Comput Archit News"},{"issue":"7","key":"16_CR72","doi-asserted-by":"publisher","first-page":"1283","DOI":"10.1109\/TCAD.2006.888284","volume":"26","author":"S Murali","year":"2007","unstructured":"Murali S, Benini L, De\u00a0Micheli G (2007) An application-specific design methodology for on-chip crossbar generation. IEEE Trans Comput-Aided Des Integr Circuits Syst 26(7):1283\u20131296. doi: 10.1109\/TCAD.2006.888284","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"16_CR73","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594673","volume-title":"Mapping and configuration methods for multi-use-case networks on chips","author":"S Murali","year":"2006","unstructured":"Murali S, Coenen M, Radulescu A, Goossens K, De\u00a0Micheli G (2006) Mapping and configuration methods for multi-use-case networks on chips. In: Asia and South Pacific conference on design automation, 6pp. doi: 10.1109\/ASPDAC.2006.1594673"},{"key":"16_CR74","doi-asserted-by":"crossref","unstructured":"Murali S, Coenen M, R\u0103dulescu A, Goossens K, De\u00a0Micheli G (2006) A methodology for mapping multiple use-cases on to networks on chip. In: Proceedings of design, automation and test in Europe conference and exhibition (DATE). European Design and Automation Association, 3001 Leuven, pp\u00a0118\u2013123","DOI":"10.1109\/DATE.2006.244007"},{"key":"16_CR75","unstructured":"Nejad AB, Goossens K, Walters J, Kienhuis B (2009) Mapping KPN models of streaming applications on a network-on-chip platform. In: Proceedings of annual workshop on circuits, systems and signal processing (ProRisc)"},{"key":"16_CR76","first-page":"275","volume-title":"ROMM routing on mesh and torus networks","author":"T Nesson","year":"1995","unstructured":"Nesson T, Johnsson SL (1995) ROMM routing on mesh and torus networks. In: Proceedings of the seventh annual ACM symposium on parallel algorithms and architectures. ACM, pp\u00a0275\u2013287"},{"key":"16_CR77","doi-asserted-by":"crossref","unstructured":"Nikitin N, Cortadella J (2012) Static task mapping for tiled chip multiprocessors with multiple voltage islands. In: Proceedings of the 25th international conference on architecture of computing systems (ARCS), pp\u00a050\u201362","DOI":"10.1007\/978-3-642-28293-5_5"},{"issue":"3","key":"16_CR78","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1109\/TVLSI.2008.2011229","volume":"17","author":"UY Ogras","year":"2009","unstructured":"Ogras UY, Marculescu R, Marculescu D, Jung EG (2009) Design and management of voltage-frequency island partitioned networks-on-chip. IEEE Trans Very Large Scale Integr (VLSI) Syst 17(3):330\u2013341","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"16_CR79","doi-asserted-by":"crossref","unstructured":"Palesi M, Holsmark R, Kumar S, Catania V (2006) A methodology for design of application specific deadlock-free routing algorithms for NoC systems. In: Proceedings of the 4th international conference on hardware\/software codesign and system synthesis. ACM, pp\u00a0142\u2013147","DOI":"10.1145\/1176254.1176289"},{"key":"16_CR80","unstructured":"Parikh R, Das R, Bertacco V (2014) Power-aware NoCs through routing and topology reconfiguration. In: 2014 51st ACM\/EDAC\/IEEE design automation conference (DAC). IEEE, pp\u00a01\u20136"},{"key":"16_CR81","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1145\/2228360.2228431","volume-title":"Proceedings of the 49th annual design automation conference, DAC\u201912","author":"S Park","year":"2012","unstructured":"Park S, Krishna T, Chen CH, Daya B, Chandrakasan A, Peh LS (2012) Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45\u2009nm soi. In: Proceedings of the 49th annual design automation conference, DAC\u201912. ACM, New York, pp\u00a0398\u2013405. doi: 10.1145\/2228360.2228431"},{"issue":"4","key":"16_CR82","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1109\/TCAD.2011.2176730","volume":"31","author":"G Passas","year":"2012","unstructured":"Passas G, Katevenis M, Pnevmatikatos D (2012) Crossbar NoCs are scalable beyond 100 nodes. IEEE Trans Comput-Aided Des Integr Circuits Syst 31(4):573\u2013585","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"16_CR83","volume-title":"On-chip networks (synthesis lectures on computer architecture)","author":"L Peh","year":"2009","unstructured":"Peh L, Jerger N (2009) On-chip networks (synthesis lectures on computer architecture). Morgan and Claypool, San Rafael"},{"key":"16_CR84","doi-asserted-by":"crossref","unstructured":"Phillips S (2014) M7: next generation sparc. In: Hot chips: a symposium on high performance chips","DOI":"10.1109\/HOTCHIPS.2014.7478832"},{"key":"16_CR85","doi-asserted-by":"crossref","first-page":"878","DOI":"10.1109\/DATE.2004.1268998","volume-title":"Proceedings of design, automation and test in Europe conference and exhibition (DATE)","author":"A R\u0103dulescu","year":"2004","unstructured":"R\u0103dulescu A, Dielissen J, Goossens K, Rijpkema E, Wielage P (2004) An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. In: Proceedings of design, automation and test in Europe conference and exhibition (DATE), vol\u00a02. IEEE Computer Society, Washington, DC, pp\u00a0878\u2013883"},{"issue":"5","key":"16_CR86","doi-asserted-by":"publisher","first-page":"717","DOI":"10.1109\/TCAD.2011.2181848","volume":"31","author":"H Salamy","year":"2012","unstructured":"Salamy H, Ramanujam J (2012) An effective solution to task scheduling and memory partitioning for multiprocessor system-on-chip. IEEE Trans Comput-Aided Des Integr Circuits Syst 31(5):717\u2013725. doi: 10.1109\/TCAD.2011.2181848","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"16_CR87","doi-asserted-by":"crossref","unstructured":"Salminen E, Lahtinen V, Kuusilinna K, Hamalainen T (2002) Overview of bus-based system-on-chip interconnections. In: IEEE international symposium on circuits and systems, ISCAS 2002, vol\u00a02. IEEE, pp\u00a0II\u2013372","DOI":"10.1109\/ISCAS.2002.1011002"},{"key":"16_CR88","doi-asserted-by":"publisher","unstructured":"Samih A, Wang R, Krishna A, Maciocco C, Tai C, Solihin Y (2013) Energy-efficient interconnect via router parking. In: 2013 IEEE 19th international symposium on high performance computer architecture (HPCA2013), pp\u00a0508\u2013519. doi: 10.1109\/HPCA.2013.6522345","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"16_CR89","doi-asserted-by":"crossref","unstructured":"Seiculescu C, Murali S, Benini L, De\u00a0Micheli G (2009) NoC topology synthesis for supporting shutdown of voltage islands in SoCs. In: 46th ACM\/IEEE design automation conference, DAC\u201909, pp\u00a0822\u2013825","DOI":"10.1145\/1629911.1630121"},{"key":"16_CR90","volume-title":"De\u00a0Micheli G (2010) A method to remove deadlocks in networks-on-chips with wormhole flow control","author":"C Seiculescu","year":"1625","unstructured":"Seiculescu C, Murali S, Benini L, De\u00a0Micheli G (2010) A method to remove deadlocks in networks-on-chips with wormhole flow control. In: Proceedings of the conference on design, automation and test in Europe. European Design and Automation Association, pp\u00a01625\u20131628"},{"key":"16_CR91","doi-asserted-by":"crossref","unstructured":"Shafik RA, Rosinger P, Al-Hashimi BM (2008) MPEG-based performance comparison between network-on-chip and AMBA MPSoC. In: 11th IEEE workshop on design and diagnostics of electronic circuits and systems (DDECS) 2008, pp 1\u20136","DOI":"10.1109\/DDECS.2008.4538764"},{"key":"16_CR92","doi-asserted-by":"publisher","unstructured":"Shang L, Peh LS, Jha N (2003) Dynamic voltage scaling with links for power optimization of interconnection networks. In: The ninth international symposium on high-performance computer architecture, HPCA-9 2003. Proceedings, pp\u00a091\u2013102. doi: 10.1109\/HPCA.2003.1183527","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"16_CR93","doi-asserted-by":"publisher","unstructured":"Singh AK, Shafique M, Kumar A, Henkel J (2013) Mapping on multi\/many-core systems: survey of current and emerging trends. In: Proceedings of the 50th IEEE\/ACM design automation conference (DAC), pp\u00a01:1\u20131:10. doi: 10.1145\/2463209.2488734","DOI":"10.1145\/2463209.2488734"},{"issue":"3","key":"16_CR94","doi-asserted-by":"publisher","first-page":"393","DOI":"10.1109\/TPDS.2007.43","volume":"18","author":"V Soteriou","year":"2007","unstructured":"Soteriou V, Peh LS (2007) Exploring the design space of self-regulating power-aware on\/off interconnection networks. IEEE Trans Parallel Distrib Syst 18(3):393\u2013408. doi: 10.1109\/TPDS.2007.43","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"16_CR95","doi-asserted-by":"crossref","unstructured":"Srinivasan K, Chatha KS (2006) A low complexity heuristic for design of custom network-on-chip architectures. In: Proceedings of the conference on design, automation and test in Europe: Proceedings. European Design and Automation Association, pp\u00a0130\u2013135","DOI":"10.1109\/DATE.2006.244034"},{"key":"16_CR96","doi-asserted-by":"publisher","unstructured":"Stergiou S, Angiolini F, Carta S, Raffo L, Bertozzi D, De\u00a0Micheli\u00a0G (2005) Xpipes lite: a synthesis oriented design library for networks on chips. In: Design, automation and test in Europe, 2005. Proceedings, vol\u00a02, pp\u00a01188\u20131193. doi: 10.1109\/DATE.2005.1","DOI":"10.1109\/DATE.2005.1"},{"key":"16_CR97","unstructured":"Stuijk S (2007) Predictable mapping of streaming applications on multiprocessors. Ph.D. thesis, Eindhoven University of Technology"},{"key":"16_CR98","unstructured":"Stuijk S, Basten T, Geilen M, Corporaal H (2007) Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs. In: 44th ACM\/IEEE design automation conference, DAC\u201907, pp\u00a0777\u2013782"},{"key":"16_CR99","doi-asserted-by":"publisher","unstructured":"Teich J (2012) Hardware\/software codesign: the past, the present, and predicting the future. Proc IEEE 100(Special Centennial Issue), 1411\u20131430. doi: 10.1109\/JPROC.2011.2182009","DOI":"10.1109\/JPROC.2011.2182009"},{"key":"16_CR100","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/ACSD.2007.53","volume-title":"Mapping applications to tiled multiprocessor embedded systems","author":"L Thiele","year":"2007","unstructured":"Thiele L, Bacivarov I, Haid W, Huang K (2007) Mapping applications to tiled multiprocessor embedded systems. In: International conference on application of concurrency to system design, pp\u00a029\u201340. doi: 10.1109\/ACSD.2007.53"},{"key":"16_CR101","doi-asserted-by":"crossref","unstructured":"Towles B, Grossman J, Greskamp B, Shaw DE (2014) Unifying on-chip and inter-node switching within the Anton2 network. In: 2014 ACM\/IEEE 41st international symposium on computer architecture (ISCA). IEEE, pp\u00a01\u201312","DOI":"10.1109\/ISCA.2014.6853238"},{"key":"16_CR102","doi-asserted-by":"publisher","unstructured":"Weichslgartner A, Gangadharan D, Wildermann S, Gla\u00dfM, Teich J (2014) DAARM: design-time application analysis and run-time mapping for predictable execution in many-core systems. In: Proceedings of the international conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp\u00a034:1\u201334:10. doi: 10.1145\/2656075.2656083","DOI":"10.1145\/2656075.2656083"},{"issue":"5","key":"16_CR103","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MM.2007.89","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff D, Griffin P, Hoffmann H, Bao L, Edwards B, Ramey C, Mattina M, Miao CC, Brown\u00a0III JF, Agarwal A (2007) On-chip interconnection architecture of the tile processor. IEEE Micro 27(5):15\u201331. doi: 10.1109\/MM.2007.89","journal-title":"IEEE Micro"},{"key":"16_CR104","doi-asserted-by":"crossref","unstructured":"Yoo J, Lee D, Yoo S, Choi K (2007) Communication architecture synthesis of cascaded bus matrix. In: Asia and South Pacific, design automation conference, ASP-DAC\u201907. IEEE, pp\u00a0171\u2013177","DOI":"10.1109\/ASPDAC.2007.357981"},{"key":"16_CR105","unstructured":"Yoo S, Rha K, Cho Y, Kung J, Choi K (2002) Performance estimation of multiple-cache IP-based systems: case study of an interdependency problem and application of an extended shared memory model. In: International workshop on hardware\/software codesign (CODES)"},{"key":"16_CR106","doi-asserted-by":"crossref","unstructured":"Zhan J, Stoimenov N, Ouyang J, Thiele L, Narayanan V, Xie Y (2013) Designing energy-efficient NoC for real-time embedded systems through slack optimization. In: Proceedings of the 50th annual design automation conference. ACM, p\u00a037","DOI":"10.1145\/2463209.2488780"},{"key":"16_CR107","doi-asserted-by":"crossref","unstructured":"Zhang YP, Jeong T, Chen F, Wu H, Nitzsche R, Gao GR (2006) A study of the on-chip interconnection network for the IBM Cyclops64 multi-core architecture. In: IEEE parallel and distributed processing symposium (IPDPS)","DOI":"10.1109\/IPDPS.2006.1639301"},{"key":"16_CR108","doi-asserted-by":"publisher","unstructured":"Zhu J, Sander I, Jantsch A (2010) Constrained global scheduling of streaming applications on MPSoCs. In: 2010 15th Asia and South Pacific design automation conference (ASP-DAC), pp\u00a0223\u2013228. doi: 10.1109\/ASPDAC.2010.5419892","DOI":"10.1109\/ASPDAC.2010.5419892"},{"key":"16_CR109","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1109\/RTAS.2012.36","volume-title":"Proceedings of the 2012 IEEE 18th real time and embedded technology and applications symposium, RTAS\u201912","author":"C Zimmer","year":"2012","unstructured":"Zimmer C, Mueller F (2012) Low contention mapping of real-time tasks onto TilePro64 core processors. In: Proceedings of the 2012 IEEE 18th real time and embedded technology and applications symposium, RTAS\u201912. IEEE Computer Society, Washington, DC, pp\u00a0131\u2013140. doi: 10.1109\/RTAS.2012.36"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,26]],"date-time":"2023-08-26T11:09:34Z","timestamp":1693048174000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":109,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_16","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}