{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T11:09:07Z","timestamp":1743073747981,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":47,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401772662"},{"type":"electronic","value":"9789401772679"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_18","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T09:54:06Z","timestamp":1506419646000},"page":"593-619","source":"Crossref","is-referenced-by-count":1,"title":["Host-Compiled Simulation"],"prefix":"10.1007","author":[{"given":"Daniel","family":"Mueller-Gritschneder","sequence":"first","affiliation":[]},{"given":"Andreas","family":"Gerstlauer","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"18_CR1","unstructured":"1666\u20132011 \u2013 IEEE standard for standard SystemC language reference manual (2012)"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Bouchhima A, Bacivarov I, Youssef W, Bonaciu M, Jerraya A (2005) Using abstract CPU subsystem simulation model for high level HW\/SW architecture exploration. In: Proceedings of the Asia and South Pacific design automation conference (ASPDAC)","DOI":"10.1145\/1120725.1120769"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Bouchhima A, Gerin P, Petrot F (2009) Automatic instrumentation of embedded software for high level hardware\/software co-simulation. In: Proceedings of the Asia and South Pacific design automation conference (ASPDAC)","DOI":"10.1109\/ASPDAC.2009.4796537"},{"key":"18_CR4","doi-asserted-by":"publisher","unstructured":"Cai L, Gerstlauer A, Gajski D (2004) Retargetable profiling for rapid, early system-level design space exploration. In: Proceedings of the 41st annual conference on design automation. ACM, San Diego, pp\u00a0281\u2013286. doi: 10.1145\/996566.996651 . http:\/\/portal.acm.org\/citation.cfm?id=996566.996651","DOI":"10.1145\/996566.996651"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Chakravarty S, Zhao Z, Gerstlauer A (2013) Automated, retargetable back-annotation for host compiled performance and power modeling. In: Proceedings of the international conference on hardware\/software codesign and system synthesis (CODES+ISSS)","DOI":"10.1109\/CODES-ISSS.2013.6659023"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Chiou D, Sunwoo D, Kim J, Patil NA, Reinhart W, Johnson DE, Keefe J, Angepat H (2007) FPGA-accelerated simulation technologies (FAST): fast, full-system, cycle-accurate simulators. In: Proceedings of the international symposium on microarchitecture (MICRO)","DOI":"10.1109\/MICRO.2007.36"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Ecker W, Esen V, Schwencker R, Steininger T, Velten M (2010) TLM+ modeling of embedded hw\/sw systems. In: Design, automation test in Europe conference exhibition (DATE), pp\u00a075\u201380","DOI":"10.1109\/DATE.2010.5457234"},{"key":"18_CR8","first-page":"317","volume-title":"Fast and accurate branch predictor simulation","author":"A Faravelon","year":"2015","unstructured":"Faravelon A, Fournel N, Petrot F (2015) Fast and accurate branch predictor simulation. In: Proceedings of the design automation and test in Europe conference. ACM, pp\u00a0317\u2013320"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Gandhi D, Gerstlauer A, John L (2014) FastSpot: host-compiled thermal estimation for early design space exploration. In: Proceedings of the international symposium on quality electronic design (ISQED)","DOI":"10.1109\/ISQED.2014.6783385"},{"key":"18_CR10","unstructured":"Gerin P, Shen H, Chureau A, Bouchhima A, Jerraya A (2007) Flexible and executable hardware\/software interface modeling for multiprocessor SoC design using SystemC. In: Proceedings of the Asia and South Pacific design automation conference (ASPDAC)"},{"key":"18_CR11","doi-asserted-by":"crossref","unstructured":"Gerstlauer A, Yu H, Gajski D (2003) RTOS modeling for system level design. In: Proceedings of the design, automation and test in Europe (DATE) conference","DOI":"10.1109\/DATE.2003.1253598"},{"key":"18_CR12","unstructured":"He Z, Mok A, Peng C (2005) Timed RTOS modeling for embedded system design. In: Proceedings of the real time and embedded technology and applications symposium (RTAS)"},{"key":"18_CR13","unstructured":"Hufnagel S (2014) Towards the efficient creation of accurate and high-performance virtual prototypes. Ph.D. thesis. https:\/\/kluedo.ub.uni-kl.de\/frontdoor\/index\/index\/docId\/3892"},{"key":"18_CR14","doi-asserted-by":"crossref","unstructured":"Hwang Y, Abdi S, Gajski D (2008) Cycle-approximate retargetable performance estimation at the transaction level. In: Proceedings of the design, automation and test in Europe (DATE) conference","DOI":"10.1109\/DATE.2008.4484651"},{"key":"18_CR15","doi-asserted-by":"crossref","unstructured":"Kempf T, Dorper M, Leupers R, Ascheid G, Meyr H, Kogel T, Vanthournout B (2005) A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms. In: Proceedings of the design, automation and test in Europe (DATE) conference","DOI":"10.1109\/DATE.2005.21"},{"key":"18_CR16","doi-asserted-by":"crossref","unstructured":"Le\u00a0Moigne R, Pasquier O, Calvez JP (2004) A generic RTOS model for real-time systems simulation with SystemC. In: Proceedings of the design, automation and test in Europe (DATE) conference","DOI":"10.1109\/DATE.2004.1269211"},{"key":"18_CR17","doi-asserted-by":"crossref","unstructured":"Lee CM, Chen CK, Tsay RS (2013) A basic-block power annotation approach for fast and accurate embedded software power estimation. In: Proceedings of the international conference on very large scale integration (VLSI-SoC)","DOI":"10.1109\/VLSI-SoC.2013.6673261"},{"key":"18_CR18","unstructured":"Lin KL, Lo CK, Tsay RS (2010) Source-level timing annotation for fast and accurate TLM computation model generation. In: Proceedings of the Asia and South Pacific design automation conference (ASPDAC)"},{"key":"18_CR19","unstructured":"Lu K, Muller-Gritschneder D, Schlichtmann U (2012) Accurately timed transaction level models for virtual prototyping at high abstraction level. In: Design, automation test in Europe conference exhibition (DATE), pp\u00a0135\u2013140"},{"key":"18_CR20","doi-asserted-by":"crossref","unstructured":"Lu K, Muller-Gritschneder D, Schlichtmann U (2013) Analytical timing estimation for temporally decoupled tlms considering resource conflicts. In: Design, automation test in Europe conference exhibition (DATE), pp\u00a01161\u20131166","DOI":"10.7873\/DATE.2013.242"},{"key":"18_CR21","unstructured":"Lu K, Muller-Gritschneder D, Schlichtmann U (2013) Memory access reconstruction based on memory allocation mechanism for source-level simulation of embedded software. In: Proceedings of the Asia and South Pacific design automation conference (ASP-DAC)"},{"key":"18_CR22","doi-asserted-by":"crossref","unstructured":"Meyerowitz T, Sangiovanni-Vincentelli A, Sauermann M, Langen D (2008) Source-level timing annotation and simulation for a heterogeneous multiprocessor. In: Proceedings of the design, automation and test in Europe (DATE) conference","DOI":"10.1145\/1403375.1403442"},{"issue":"450607","key":"18_CR23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2009\/450607","volume":"2009","author":"B Miramond","year":"2009","unstructured":"Miramond B, Huck E, Verdier F, Benkhelifa MEA, Granado B, Aichouch M, Prevotet JC, Chillet D, Pillement S, Lefebvre T, Oliva Y (2009) OveRSoC: a framework for the exploration of RTOS for RSoC platforms. Int J Reconfig Comput 2009(450607):1\u201318","journal-title":"Int J Reconfig Comput"},{"key":"18_CR24","doi-asserted-by":"crossref","unstructured":"Mueller-Gritschneder D, Lu K, Schlichtmann U (2011) Control-flow-driven source level timing annotation for embedded software models on transaction level. In: EUROMICRO conference on digital system design (DSD)","DOI":"10.1109\/DSD.2011.82"},{"key":"18_CR25","doi-asserted-by":"crossref","unstructured":"Pedram A, Craven D, Gerstlauer A (2009) Modeling cache effects at the transaction level. In: Proceedings of the international embedded systems symposium (IESS)","DOI":"10.1007\/978-3-642-04284-3_9"},{"key":"18_CR26","doi-asserted-by":"crossref","unstructured":"Plyaskin R, Wild T, Herkersdorf A (2012) System-level software performance simulation considering out-of-order processor execution. In: 2012 international symposium on system on chip (SoC)","DOI":"10.1109\/ISSoC.2012.6376348"},{"key":"18_CR27","doi-asserted-by":"crossref","unstructured":"Posadas H, D\u00edaz L, Villar E (2011) Fast data-cache modeling for native co-simulation. In: Proceeding of the Asia and South Pacific design automation conference (ASPDAC)","DOI":"10.1109\/ASPDAC.2011.5722227"},{"issue":"4","key":"18_CR28","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1007\/s10617-006-9725-1","volume":"10","author":"H Posadas","year":"2005","unstructured":"Posadas H, Damez JA, Villar E, Blasco F, Escuder F (2005) RTOS modeling in SystemC for real-time embedded SW simulation: a POSIX model. Des Autom Embed Syst 10(4):209\u2013227","journal-title":"Des Autom Embed Syst"},{"key":"18_CR29","doi-asserted-by":"crossref","unstructured":"Radetzki M, Khaligh R (2008) Accuracy-adaptive simulation of transaction level models. In: Design, automation and test in Europe, DATE\u201908, pp\u00a0788\u2013791","DOI":"10.1145\/1403375.1403566"},{"key":"18_CR30","unstructured":"Razaghi P (2014) Dynamic time management for improved accuracy and speed in host-compiled multi-core platform models. Ph.D. thesis, The University of Texas at Austin"},{"key":"18_CR31","doi-asserted-by":"crossref","unstructured":"Razaghi P, Gerstlauer A (2011) Host-compiled multicore RTOS simulator for embedded real-time software development. In: Proceedings of the design, automation test in Europe (DATE) conference","DOI":"10.1109\/DATE.2011.5763046"},{"key":"18_CR32","doi-asserted-by":"crossref","unstructured":"Razaghi P, Gerstlauer A (2012) Automatic timing granularity adjustment for host-compiled software simulation. In: Proceedings of the Asia and South Pacific design automation conference (ASPDAC)","DOI":"10.1109\/ASPDAC.2012.6165021"},{"issue":"1","key":"18_CR33","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1109\/LES.2012.2186281","volume":"4","author":"P Razaghi","year":"2012","unstructured":"Razaghi P, Gerstlauer A (2012) Predictive OS modeling for host-compiled simulation of periodic real-time task sets. IEEE Embed Syst Lett (ESL) 4(1):5\u20138","journal-title":"IEEE Embed Syst Lett (ESL)"},{"key":"18_CR34","unstructured":"Razaghi P, Gerstlauer A (2013) Multi-core cache hierarchy modeling for host-compiled performance simulation. In: Proceedings of the electronic system level synthesis conference (ESLsyn)"},{"key":"18_CR35","doi-asserted-by":"crossref","unstructured":"Razaghi P, Gerstlauer A (2014) Host-compiled multi-core system simulation for early real-time performance evaluation. ACM Trans Embed Comput Syst (TECS) 13(5s). http:\/\/dl.acm.org\/citation.cfm?id=2660459.2678020","DOI":"10.1145\/2678020"},{"issue":"9","key":"18_CR36","doi-asserted-by":"crossref","first-page":"1688","DOI":"10.1109\/TCAD.2007.895757","volume":"26","author":"G Schirner","year":"2007","unstructured":"Schirner G, D\u00f6mer R (2007) Result oriented modeling a novel technique for fast and accurate TLM. IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD) 26(9):1688\u20131699","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD)"},{"key":"18_CR37","doi-asserted-by":"crossref","unstructured":"Schirner G, D\u00f6mer R (2008) Introducing preemptive scheduling in abstract RTOS models using result oriented modeling. In: Proceedings of the design, automation and test in Europe (DATE) conference","DOI":"10.1109\/DATE.2008.4484673"},{"key":"18_CR38","doi-asserted-by":"crossref","unstructured":"Schirner G, Gerstlauer A, D\u00f6mer R (2010) Fast and accurate processor models for efficient MPSoC design. ACM Trans Des Autom Electron Syst (TODAES) 15(2):10:1\u201310:26","DOI":"10.1145\/1698759.1698760"},{"key":"18_CR39","volume-title":"Dominator homomorphism based code matching for source-level simulation of embedded software","author":"S Stattelmann","year":"2011","unstructured":"Stattelmann S, Bringmann O, Rosenstiel W (2011) Dominator homomorphism based code matching for source-level simulation of embedded software. In: Proceedings of the seventh IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis"},{"key":"18_CR40","doi-asserted-by":"crossref","unstructured":"Stattelmann S, Bringmann O, Rosenstiel W (2011) Fast and accurate resource conflict simulation for performance analysis of multi-core systems. In: Design, automation test in Europe conference exhibition (DATE), 2011","DOI":"10.1109\/DATE.2011.5763044"},{"key":"18_CR41","doi-asserted-by":"crossref","unstructured":"Stattelmann S, Bringmann O, Rosenstiel W (2011) Fast and accurate source-level simulation of software timing considering complex code optimizations. In: 2011 48th ACM\/EDAC\/IEEE design automation conference (DAC)","DOI":"10.1145\/2024724.2024838"},{"key":"18_CR42","doi-asserted-by":"crossref","unstructured":"Stattelmann S, Gebhard G, Cullmann C, Bringmann O, Rosenstiel W (2012) Hybrid source-level simulation of data caches using abstract cache models. In: Proceedings of the design, automation test in Europe (DATE) conference","DOI":"10.1109\/DATE.2012.6176500"},{"key":"18_CR43","doi-asserted-by":"crossref","unstructured":"Wang Z, Henkel J (2012) Accurate source-level simulation of embedded software with respect to compiler optimizations. In: Proceedings of the design, automation test in Europe (DATE) conference","DOI":"10.7873\/DATE.2013.129"},{"key":"18_CR44","doi-asserted-by":"publisher","unstructured":"Wang Z, Henkel J (2013) Fast and accurate cache modeling in source-level simulation of embedded software. In: Design, automation test in Europe conference exhibition (DATE), pp\u00a0587\u2013592. doi: 10.7873\/DATE.2013.129","DOI":"10.7873\/DATE.2013.129"},{"key":"18_CR45","doi-asserted-by":"crossref","unstructured":"Wang Z, Herkersdorf A (2009) An efficient approach for system-level timing simulation of compiler-optimized embedded software. In: Proceedings of the design automation conference (DAC)","DOI":"10.1145\/1629911.1629973"},{"key":"18_CR46","volume-title":"Hardware-dependent software: principles and practice","author":"H Zabel","year":"2009","unstructured":"Zabel H, M\u00fcller W, Gerstlauer A (2009) Accurate RTOS modeling and analysis with SystemC. In: Ecker W, M\u00fcller W, D\u00f6mer R (eds) Hardware-dependent software: principles and practice. Springer, Berlin"},{"issue":"2","key":"18_CR47","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/TCAD.2016.2578882","volume":"36","author":"Z Zhao","year":"2017","unstructured":"Zhao Z, Gerstlauer A, John LK (2017) Source-level performance, energy, reliability, power and thermal (PERPT) simulation. IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD) 36(2):299\u2013312","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD)"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T20:08:36Z","timestamp":1570133316000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":47,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_18","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}