{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T01:58:50Z","timestamp":1743127130689,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":35,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401772662"},{"type":"electronic","value":"9789401772679"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_19","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T09:54:06Z","timestamp":1506419646000},"page":"533-564","source":"Crossref","is-referenced-by-count":1,"title":["Parallel Simulation"],"prefix":"10.1007","author":[{"given":"Rainer","family":"D\u00f6mer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guantao","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Schmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"19_CR1","unstructured":"Accellera Systems Initiative. http:\/\/www.accellera.org"},{"key":"19_CR2","doi-asserted-by":"publisher","first-page":"483","DOI":"10.1145\/1465482.1465560","volume-title":"Proceedings of the spring joint computer conference, AFIPS\u201967 (Spring), 18\u201320 Apr 1967","author":"GM Amdahl","year":"1967","unstructured":"Amdahl GM (1967) Validity of the single processor approach to achieving large scale computing capabilities. In: Proceedings of the spring joint computer conference, AFIPS\u201967 (Spring), 18\u201320 Apr 1967. ACM, New York, pp\u00a0483\u2013485. doi:10.1145\/1465482.1465560"},{"key":"19_CR3","volume-title":"Transaction level modeling: an overview","author":"L Cai","year":"2003","unstructured":"Cai L, Gajski D (2003) Transaction level modeling: an overview. In: Proceedings of the international conference on hardware\/software codesign and system synthesis, Newport Beach"},{"issue":"5","key":"19_CR4","doi-asserted-by":"crossref","first-page":"440","DOI":"10.1109\/TSE.1979.230182","volume":"SE-5","author":"K Chandy","year":"1979","unstructured":"Chandy K, Misra J (1979) Distributed simulation: a case study in design and verification of distributed programs. IEEE Trans Softw Eng SE-5(5):440\u2013452","journal-title":"IEEE Trans Softw Eng"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Chen W, D\u00f6mer R (2013) Optimized out-of-order parallel discrete event simulation using predictions. In: Proceedings of design, automation and test in Europe conference and exhibition (DATE)","DOI":"10.7873\/DATE.2013.016"},{"issue":"12","key":"19_CR6","doi-asserted-by":"publisher","first-page":"1859","DOI":"10.1109\/TCAD.2014.2356469","volume":"33","author":"W Chen","year":"2014","unstructured":"Chen W, Han X, Chang CW, Liu G, D\u00f6mer R (2014) Out-of-order parallel discrete event simulation for transaction level models. IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD) 33(12):1859\u20131872. doi:10.1109\/TCAD.2014.2356469","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD)"},{"issue":"3","key":"19_CR7","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/MDT.2011.43","volume":"28","author":"W Chen","year":"2011","unstructured":"Chen W, Han X, D\u00f6mer R (2011) Multi-core simulation of transaction level models using the system-on-chip environment. IEEE Des Test Comput 28(3):20\u201331","journal-title":"IEEE Des Test Comput"},{"key":"19_CR8","unstructured":"Chen W, Han X, D\u00f6mer R (2012) Out-of-order parallel simulation for ESL design. In: Proceedings of design, automation and test in Europe conference and exhibition (DATE)"},{"key":"19_CR9","doi-asserted-by":"crossref","unstructured":"D\u00f6mer R, Chen W, Han X, Gerstlauer A (2011) Multi-core parallel simulation of system-level description languages. In: Proceedings of design automation conference. Asia and South Pacific (ASPDAC), pp\u00a0311\u2013316","DOI":"10.1109\/ASPDAC.2011.5722205"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"D\u00f6mer R, Gerstlauer A, Gajski D (2002) SpecC language reference manual, version 2.0. SpecC technology open consortium. http:\/\/www.specc.org","DOI":"10.1007\/978-1-4615-1481-7_6"},{"key":"19_CR11","unstructured":"Ezudheen P, Chandran P, Chandra J, Simon BP, Ravi D (2009) Parallelizing SystemC kernel for fast hardware simulation on SMP machines. In: PADS\u201909: proceedings of the 2009 ACM\/IEEE\/SCS 23rd workshop on principles of advanced and distributed simulation, pp\u00a080\u201387"},{"issue":"10","key":"19_CR12","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1145\/84537.84545","volume":"33","author":"R Fujimoto","year":"1990","unstructured":"Fujimoto R (1990) Parallel discrete event simulation. Commun ACM 33(10):30\u201353","journal-title":"Commun ACM"},{"key":"19_CR13","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-4515-6","volume-title":"SpecC: specification language and design methodology","author":"DD Gajski","year":"2000","unstructured":"Gajski DD, Zhu J, D\u00f6mer R, Gerstlauer A, Zhao S (2000) SpecC: specification language and design methodology. Kluwer Academic Publishers, Boston"},{"key":"19_CR14","doi-asserted-by":"crossref","unstructured":"Gerstlauer A (2010) Host-compiled simulation of multi-core platforms. In: Proceedings of the international symposium on rapid system prototyping (RSP), Washington, DC","DOI":"10.1109\/RSP.2010.5656355"},{"key":"19_CR15","volume-title":"System design with SystemC","author":"T Gr\u00f6tker","year":"2002","unstructured":"Gr\u00f6tker T, Liao S, Martin G, Swan S (2002) System design with SystemC. Kluwer Academic Publishers, Dordrecht"},{"key":"19_CR16","unstructured":"Group SLW SystemC 2.3.1, core SystemC language and examples. http:\/\/accellera.org\/downloads\/standards\/systemc"},{"key":"19_CR17","first-page":"271","volume":"2008","author":"K Huang","year":"2008","unstructured":"Huang K, Bacivarov I, Hugelshofer F, Thiele L (2008) Scalably distributed SystemC simulation for embedded applications. In: International symposium on industrial embedded systems, SIES 2008, pp\u00a0271\u2013274","journal-title":"International symposium on industrial embedded systems, SIES"},{"key":"19_CR18","volume-title":"IEEE standard 1666-2011 for standard SystemC language reference manual","author":"IEEE Computer Society","year":"2011","unstructured":"IEEE Computer Society (2011) IEEE standard 1666-2011 for standard SystemC language reference manual. IEEE, New York"},{"key":"19_CR19","unstructured":"Kaushik A, Patel HD (2013) SystemC-clang: an open-source framework for analyzing mixed-abstraction SystemC models. In: Proceedings of the forum on specification and design languages (FDL), Paris"},{"key":"19_CR20","unstructured":"Liu G, Schmidt T, Doemer R Recoding infrastructure for SystemC (RISC) compiler and simulator. http:\/\/www.cecs.uci.edu\/~doemer\/risc.html"},{"key":"19_CR21","unstructured":"Liu G, Schmidt T, D\u00f6mer R (2015) RISC compiler and simulator, alpha release V0.2.1: out-of-order parallel simulatable SystemC subset. Technical Report CECS-TR-15-02, Center for Embedded and Cyber-physical Systems, University of California, Irvine"},{"issue":"4","key":"19_CR22","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/4434.895100","volume":"8","author":"S Mukherjee","year":"2000","unstructured":"Mukherjee S, Reinhardt S, Falsafi B, Litzkow M, Hill M, Wood D, Huss-Lederman S, Larus J (2000) Wisconsin wind tunnel II: a fast, portable parallel architecture simulator. IEEE Concurr 8(4):12\u201320","journal-title":"IEEE Concurr"},{"key":"19_CR23","doi-asserted-by":"crossref","unstructured":"Nanjundappa M, Patel HD, Jose BA, Shukla SK (2010) SCGPSim: a fast SystemC simulator on GPUs. In: Proceedings of design automation conference. Asia and South Pacific (ASPDAC)","DOI":"10.1109\/ASPDAC.2010.5419903"},{"issue":"3","key":"19_CR24","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1145\/235025.235031","volume":"6","author":"D Nicol","year":"1996","unstructured":"Nicol D, Heidelberger P (1996) Parallel execution for serial simulators. ACM Trans Model Comput Simul 6(3):210\u2013242","journal-title":"ACM Trans Model Comput Simul"},{"issue":"2\/3","key":"19_CR25","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1142\/S0129626400000214","volume":"10","author":"DJ Quinlan","year":"2000","unstructured":"Quinlan DJ (2000) ROSE: compiler support for object-oriented frameworks. Parallel Process Lett 10(2\/3):215\u2013226","journal-title":"Parallel Process Lett"},{"key":"19_CR26","doi-asserted-by":"crossref","unstructured":"Schmidt T, Liu G, D\u00f6mer R (2016) Automatic generation of thread communication graphs from SystemC source code. In: Proceedings of international workshop on software and compilers for embedded systems (SCOPES)","DOI":"10.1145\/2906363.2906365"},{"key":"19_CR27","doi-asserted-by":"crossref","unstructured":"Schumacher C, Leupers R, Petras D, Hoffmann A (2010) parSC: synchronous parallel SystemC simulation on multi-core host architectures. In: Proceedings of the international conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp\u00a0241\u2013246","DOI":"10.1145\/1878961.1879005"},{"key":"19_CR28","doi-asserted-by":"crossref","unstructured":"Sinha R, Prakash A, Patel HD (2012) Parallel simulation of mixed-abstraction SystemC models on GPUs and multicore CPUs. In: Proceedings of design automation conference. Asia and South Pacific (ASPDAC)","DOI":"10.1109\/ASPDAC.2012.6164991"},{"key":"19_CR29","doi-asserted-by":"crossref","unstructured":"Sirowy S, Huang C, Vahid F (2010) Online SystemC emulation acceleration. In: Proceedings of design automation conference (DAC)","DOI":"10.1145\/1837274.1837284"},{"key":"19_CR30","doi-asserted-by":"crossref","unstructured":"Stattelmann S, Bringmann O, Rosenstiel W (2011) Fast and accurate source-level simulation of software timing considering complex code optimizations. In: Proceedings of design automation conference (DAC)","DOI":"10.1145\/2024724.2024838"},{"key":"19_CR31","unstructured":"SystemC Language Working Group (LWG). http:\/\/accellera.org\/activities\/working-groups\/systemc-language"},{"key":"19_CR32","unstructured":"SystemC TLM-2.0. http:\/\/www.accellera.org\/downloads\/standards\/systemc\/tlm"},{"key":"19_CR33","doi-asserted-by":"crossref","unstructured":"Weinstock J, Schumacher C, Leupers R, Ascheid G, Tosoratto L (2014) Time-decoupled parallel SystemC simulation. In: Proceedings of design, automation and test in Europe conference and exhibition (DATE), Dresden","DOI":"10.7873\/DATE2014.204"},{"issue":"1","key":"19_CR34","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1109\/TCAD.2011.2167329","volume":"31","author":"D Yun","year":"2012","unstructured":"Yun D, Kim S, Ha S (2012) A parallel simulation technique for multicore embedded systems and its performance analysis. IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD) 31(1):121\u2013131","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD)"},{"key":"19_CR35","unstructured":"Zhu J, D\u00f6mer R, Gajski DD (1997) Syntax and semantics of the SpecC language. In: International symposium on system synthesis (ISSS), Osaka"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T20:08:20Z","timestamp":1570133300000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_19","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}