{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T07:11:05Z","timestamp":1743059465219,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":49,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401772662"},{"type":"electronic","value":"9789401772679"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_22","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T13:54:06Z","timestamp":1506434046000},"page":"655-682","source":"Crossref","is-referenced-by-count":0,"title":["Timing Models for Fast Embedded Software Performance Analysis"],"prefix":"10.1007","author":[{"given":"Oliver","family":"Bringmann","sequence":"first","affiliation":[]},{"given":"Christoph","family":"Gerum","sequence":"additional","affiliation":[]},{"given":"Sebastian","family":"Ottlik","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"22_CR1","unstructured":"Arm fast models. http:\/\/www.arm.com\/products\/tools\/models\/fast-models\/"},{"issue":"2","key":"22_CR2","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin T, Larson E, Ernst D (2002) Simplescalar: an infrastructure for computer system modeling. Computer 35(2):59\u201367","journal-title":"Computer"},{"key":"22_CR3","doi-asserted-by":"publisher","unstructured":"Bakhoda A, Yuan GL, Fung WWL, Wong H, Aamodt TM (2009) Analyzing CUDA workloads using a detailed GPU simulator. IEEE, pp\u00a0163\u2013174. doi: 10.1109\/ISPASS.2009.4919648","DOI":"10.1109\/ISPASS.2009.4919648"},{"issue":"2","key":"22_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G, Reinhardt SK, Saidi A, Basu A, Hestness J, Hower DR, Krishna T, Sardashti S, Sen R, Sewell K, Shoaib M, Vaish N, Hill MD, Wood DA (2011) The Gem5 simulator. SIGARCH Comput Archit News 39(2):1\u20137. doi: 10.1145\/2024716.2024718","journal-title":"SIGARCH Comput Archit News"},{"key":"22_CR5","doi-asserted-by":"publisher","unstructured":"Butko A, Garibotti R, Ost L, Sassatelli G (2012) Accuracy evaluation of Gem5 simulator system. In: 2012 7th international workshop on reconfigurable communication-centric systems-on-Chip (ReCoSoC), pp\u00a01\u20137. doi: 10.1109\/ReCoSoC.2012.6322869","DOI":"10.1109\/ReCoSoC.2012.6322869"},{"key":"22_CR6","doi-asserted-by":"publisher","DOI":"10.1145\/2629677","author":"TE Carlson","year":"2014","unstructured":"Carlson TE, Heirman W, Eyerman S, Hur I, Eeckhout L (2014) An evaluation of high-level mechanistic core models. ACM Trans Archit Code Optim (TACO). doi: 10.1145\/2629677","journal-title":"ACM Trans Archit Code Optim (TACO)"},{"key":"22_CR7","doi-asserted-by":"crossref","unstructured":"Chakravarty S, Zhao Z, Gerstlauer A (2013) Automated, retargetable back-annotation for host compiled performance and power modeling. In: Proceedings of the ninth IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis (CODES+ISSS), Newport Beach","DOI":"10.1109\/CODES-ISSS.2013.6659023"},{"issue":"3","key":"22_CR8","first-page":"3","volume":"46","author":"RN Charette","year":"2009","unstructured":"Charette RN (2009) This car runs on code. IEEE Spectr 46(3):3","journal-title":"IEEE Spectr"},{"key":"22_CR9","doi-asserted-by":"publisher","unstructured":"Che S, Boyer M, Meng J, Tarjan D, Sheaffer JW, Lee SH, Skadron K (2009) Rodinia: a benchmark suite for heterogeneous computing. In: 2009 IEEE international symposium on workload characterization (IISWC), vol\u00a02009. IEEE, pp\u00a044\u201354. doi: 10.1109\/IISWC.2009.5306797","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"22_CR10","volume-title":"A QEMU and SystemC-based cycle-accurate ISS for performance estimation on SoC development","author":"MC Chiang","year":"2011","unstructured":"Chiang MC, Yeh TC, Tseng GF (2011) A QEMU and SystemC-based cycle-accurate ISS for performance estimation on SoC development. IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"22_CR11","doi-asserted-by":"crossref","unstructured":"Cousot P, Cousot R (1977) Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints. In: Proceedings of the 4th ACM SIGACT-SIGPLAN symposium principles of programming languages, New York","DOI":"10.1145\/512950.512973"},{"key":"22_CR12","doi-asserted-by":"publisher","unstructured":"Eyerman S, Eeckhout L, Karkhanis T, Smith JE (2009) A mechanistic performance model for superscalar out-of-order processors. ACM Trans Comput Syst 27(2):3:1\u20133:37. doi: 10.1145\/1534909.1534910","DOI":"10.1145\/1534909.1534910"},{"key":"22_CR13","volume-title":"Source level performance simulation of GPU cores","author":"C Gerum","year":"2015","unstructured":"Gerum C, Bringmann O, Rosenstiel W (2015) Source level performance simulation of GPU cores. In: Design automation and test Europe, Grenoble"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"Gerum C, Rosenstiel W, Bringmann O (2015) Improving accuracy of source level timing simulation for GPUs using a probabilistic resource model. In: International conference on embedded computer systems: architectures modeling and simulation (SAMOS), Samos","DOI":"10.1109\/SAMOS.2015.7363655"},{"key":"22_CR15","doi-asserted-by":"publisher","unstructured":"Grauer-Gray S, Xu L, Searles R, Ayalasomayajula S, Cavazos J (2012) Auto-tuning a high-level language targeted to GPU codes. In: 2012 innovative parallel computing (InPar). IEEE, pp\u00a01\u201310. doi: 10.1109\/InPar.2012.6339595","DOI":"10.1109\/InPar.2012.6339595"},{"key":"22_CR16","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/ISPASS.2014.6844457","volume-title":"2014 IEEE international symposium on performance analysis of systems and software (ISPASS)","author":"A Gutierrez","year":"2014","unstructured":"Gutierrez A, Pusdesris J, Dreslinski RG, Mudge T, Sudanthi C, Emmons CD, Hayenga M, Paver N (2014) Sources of error in full-system simulation. In: 2014 IEEE international symposium on performance analysis of systems and software (ISPASS). IEEE, Piscataway, pp\u00a013\u201322"},{"key":"22_CR17","doi-asserted-by":"publisher","unstructured":"Huang JC, Lee JH, Kim H, Lee HHS (2014) GPUMech: GPU performance modeling technique based on interval analysis. In: 47th annual IEEE\/ACM international symposium on microarchitecture, pp\u00a0268\u2013279. doi: 10.1109\/MICRO.2014.59","DOI":"10.1109\/MICRO.2014.59"},{"key":"22_CR18","unstructured":"Imperas open virtual platforms. http:\/\/www.ovpworld.org\/"},{"key":"22_CR19","unstructured":"Introduction to verilator. http:\/\/www.veripool.org\/wiki\/verilator"},{"key":"22_CR20","doi-asserted-by":"crossref","unstructured":"Isshiki T, Li D, Kunieda H, Isomura T, Satou K (2009) Trace-driven workload simulation method for multiprocessor system-on-chips. In: Proceedings of the 46th annual design automation conference, San Francisco","DOI":"10.1145\/1629911.1629975"},{"issue":"2","key":"22_CR21","doi-asserted-by":"publisher","first-page":"338","DOI":"10.1145\/1028176.1006729","volume":"32","author":"TS Karkhanis","year":"2004","unstructured":"Karkhanis TS, Smith JE (2004) A first-order superscalar processor model. SIGARCH Comput Archit News 32(2):338\u2013349. doi: 10.1145\/1028176.1006729","journal-title":"SIGARCH Comput Archit News"},{"key":"22_CR22","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1145\/2162131.2162136","volume-title":"Break down GPU execution time with an analytical method","author":"J Lai","year":"2012","unstructured":"Lai J, Seznec A (2012) Break down GPU execution time with an analytical method. ACM Press, New York, pp\u00a033\u201339. doi: 10.1145\/2162131.2162136"},{"key":"22_CR23","doi-asserted-by":"crossref","unstructured":"Lattner C, Adve V (2004) LLVM: a compilation framework for lifelong program analysis & transformation. In: Proceedings of the 2004 international symposium on code generation and optimization (CGO\u201904), Palo Alto","DOI":"10.1109\/CGO.2004.1281665"},{"issue":"3","key":"22_CR24","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1007\/s11241-006-9205-5","volume":"34","author":"X Li","year":"2006","unstructured":"Li X, Roychoudhury A, Mitra T (2006) Modeling out-of-order processors for WCET analysis. Real-Time Syst 34(3):195\u2013227. doi: 10.1007\/s11241-006-9205-5","journal-title":"Real-Time Syst"},{"key":"22_CR25","unstructured":"Li A, Serban R, Negrut D (2014) An overview of NVIDIA Tegra K1 architecture. http:\/\/sbel.wisc.edu\/documents\/TR-2014-17.pdf"},{"key":"22_CR26","doi-asserted-by":"publisher","unstructured":"Martin F, Alt M, Wilhelm R, Ferdinand C (1998) Analysis of loops. In: compiler construction. Lecture notes in computer science, vol\u00a01383. Springer, Berlin\/Heidelberg, pp\u00a080\u201394. doi: 10.1007\/BFb0026424","DOI":"10.1007\/BFb0026424"},{"key":"22_CR27","doi-asserted-by":"crossref","unstructured":"Nethercote N, Seward J (2007) Valgrind: a framework for heavyweight dynamic binary instrumentation. In: Proceedings of ACM SIGPLAN conference on programming language design and implementation (PLDI), Seattle","DOI":"10.1145\/1250734.1250746"},{"key":"22_CR28","unstructured":"Nvidia: NVIDIA Tegra K1 A New Era in Mobile Computing, pp\u00a01\u201326"},{"key":"22_CR29","doi-asserted-by":"crossref","unstructured":"Ottlik S, Stattelmann S, Viehl A, Rosenstiel W, Bringmann O (2014) Context-sensitive timing simulation of binary embedded software. In: Proceedings of the 2014 international conference on compilers, architecture and synthesis for embedded systems (CASES)","DOI":"10.1145\/2656106.2656117"},{"key":"22_CR30","doi-asserted-by":"crossref","unstructured":"Ottlik S, Borrmann JM, Asbach S, Viehl A, Rosenstiel W, Bringmann O (2016) Trace-based context-sensitive timing simulation considering execution path variations. In: 21st Asia and South Pacific design automation conference (ASP-DAC), Hong Kong","DOI":"10.1109\/ASPDAC.2016.7428005"},{"key":"22_CR31","doi-asserted-by":"publisher","unstructured":"Parakh AK, Balakrishnan M, Paul K (2012) Performance estimation of GPUs with cache. IEEE, pp\u00a02384\u20132393. doi: 10.1109\/IPDPSW.2012.328","DOI":"10.1109\/IPDPSW.2012.328"},{"key":"22_CR32","doi-asserted-by":"crossref","unstructured":"Plyaskin R, Herkersdorf A (2010) A method for accurate high-level performance evaluation of MPSoC architectures using fine-grained generated traces. In: Architecture of computing systems \u2013 ARCS 2010. Lecture notes in computer science, vol\u00a05974. Springer, Berlin\/Heidelberg, pp\u00a0199\u2013210","DOI":"10.1007\/978-3-642-11950-7_18"},{"key":"22_CR33","doi-asserted-by":"crossref","unstructured":"Plyaskin R, Herkersdorf A (2011) Context-aware compiled simulation of out-of-order processor behavior based on atomic traces. In: 2011 IEEE\/IFIP 19th international conference on VLSI and system-on-Chip (VLSI-SoC), Hong Kong","DOI":"10.1109\/VLSISoC.2011.6081615"},{"key":"22_CR34","doi-asserted-by":"crossref","unstructured":"Plyaskin R, Wild T, Herkersdorf A (2012) System-level software performance simulation considering out-of-order processor execution. In: 2012 international symposium on system on chip (SoC), Tampere","DOI":"10.1109\/ISSoC.2012.6376348"},{"key":"22_CR35","doi-asserted-by":"crossref","unstructured":"Rosa F, Ost L, Reis R, Sassatelli G (2013) Instruction-driven timing CPU model for efficient embedded software development using OVP. In: 2013 IEEE 20th international conference on electronics, circuits, and systems (ICECS), Abu Dhabi","DOI":"10.1109\/ICECS.2013.6815549"},{"key":"22_CR36","unstructured":"Semiconductor F, Microelectronics S (2012) Bolero_3m microcontroller reference manual"},{"key":"22_CR37","doi-asserted-by":"crossref","unstructured":"Sherwood T, Perelman E, Calder B (2001) Basic block distribution analysis to find periodic behavior and simulation points in applications. In: Proceedings of the 2001 international conference on parallel architectures and compilation techniques. IEEE, Washington","DOI":"10.1109\/PACT.2001.953283"},{"key":"22_CR38","doi-asserted-by":"crossref","unstructured":"Sherwood T, Perelman E, Hamerly G, Calder B (2002) Automatically characterizing large scale program behavior. ACM SIGARCH Comput Archit News 30(5):45\u201357, ACM","DOI":"10.1145\/635506.605403"},{"key":"22_CR39","volume-title":"Source-level performance estimation of compiler-optimized embedded software considering complex program transformations","author":"S Stattelmann","year":"2013","unstructured":"Stattelmann S (2013) Source-level performance estimation of compiler-optimized embedded software considering complex program transformations. Verlag Dr. Hut"},{"key":"22_CR40","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1145\/2039370.2039417","volume-title":"Proceedings of the seventh IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis, CODES+ISSS\u201911","author":"S Stattelmann","year":"2011","unstructured":"Stattelmann S, Bringmann O, Rosenstiel W (2011) Dominator homomorphism based code matching for source-level simulation of embedded software. In: Proceedings of the seventh IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis, CODES+ISSS\u201911. ACM, New York, pp\u00a0305\u2013314. doi: 10.1145\/2039370.2039417"},{"key":"22_CR41","doi-asserted-by":"crossref","unstructured":"Stattelmann S, Bringmann O, Rosenstiel W (2011) Fast and accurate source-level simulation of software timing considering complex code optimizations. In: Proceedings of the 48th design automation conference (DAC), San Diego","DOI":"10.1145\/2024724.2024838"},{"key":"22_CR42","doi-asserted-by":"crossref","unstructured":"Stattelmann S, Ottlik S, Viehl A, Bringmann O, Rosenstiel W (2012) Combining instruction set simulation and WCET analysis for embedded software performance estimation. In: 2012 7th IEEE international symposium on industrial embedded system (SIES), Karlsruhe, pp\u00a0295\u2013298","DOI":"10.1109\/SIES.2012.6356600"},{"key":"22_CR43","doi-asserted-by":"publisher","unstructured":"Van\u00a0den Steen S, De\u00a0Pestel S, Mechri M, Eyerman S, Carlson T, Black-Schaffer D, Hagersten E, Eeckhout L (2015) Micro-architecture independent analytical processor performance and power modeling. In: 2015 IEEE international symposium on performance analysis of systems and software (ISPASS), pp\u00a032\u201341. doi: 10.1109\/ISPASS.2015.7095782","DOI":"10.1109\/ISPASS.2015.7095782"},{"key":"22_CR44","doi-asserted-by":"crossref","unstructured":"Teich J (2012) Hardware\/software codesign: the past, the present, and predicting the future. Proc IEEE 100(Special Centennial Issue):1411\u20131430","DOI":"10.1109\/JPROC.2011.2182009"},{"key":"22_CR45","doi-asserted-by":"crossref","unstructured":"Thach D, Tamiya Y, Kuwamura S, Ike A (2012) Fast cycle estimation methodology for instruction-level emulator. In: 2012 design, automation & test in Europe conference & exhibition (DATE), Dresden","DOI":"10.1109\/DATE.2012.6176470"},{"key":"22_CR46","volume-title":"Control flow graphs for real-time systems analysis","author":"H Theiling","year":"2002","unstructured":"Theiling H (2002) Control flow graphs for real-time systems analysis. Dissertation, Universit\u00e4t des Saarlandes"},{"key":"22_CR47","first-page":"1","volume-title":"2015 25th international conference on field programmable logic and applications (FPL)","author":"S Werner","year":"2015","unstructured":"Werner S, Masing L, Lesniak F, Becker J (2015) Software-in-the-loop simulation of embedded control applications based on virtual platforms. In: 2015 25th international conference on field programmable logic and applications (FPL). IEEE, Piscataway, pp\u00a01\u20138"},{"key":"22_CR48","doi-asserted-by":"publisher","unstructured":"Wilhelm R (2004) Why AI + ILP is good for WCET, but MC is not, nor ILP alone. In: Proceedings of the 5th international conference on verification, model checking, and abstract interpretation, VMCAI 2004, Venice, pp\u00a0309\u2013322. doi: 10.1007\/978-3-540-24622-0_25","DOI":"10.1007\/978-3-540-24622-0_25"},{"key":"22_CR49","unstructured":"Yi JJ, Kodakara SV, Sendag R, Lilja DJ, Hawkins DM (2005) Characterizing and comparing prevailing simulation techniques. In: 11th international symposium on high-performance computer architecture (HPCA-11), San Francisco"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,18]],"date-time":"2020-10-18T08:27:40Z","timestamp":1603009660000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":49,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_22","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}