{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T10:03:22Z","timestamp":1743069802956,"version":"3.40.3"},"publisher-location":"Dordrecht","reference-count":112,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9789401772662"},{"type":"electronic","value":"9789401772679"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-94-017-7267-9_28","type":"book-chapter","created":{"date-parts":[[2017,9,26]],"date-time":"2017-09-26T13:54:06Z","timestamp":1506434046000},"page":"867-913","source":"Crossref","is-referenced-by-count":0,"title":["Microarchitecture-Level SoC Design"],"prefix":"10.1007","author":[{"given":"Young-Hwan","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amin","family":"Khajeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun Yong","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fadi","family":"Kurdahi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Eltawil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,9,27]]},"reference":[{"key":"28_CR1","unstructured":"Predictive technology model(ptm). http:\/\/www.eas.asu.edu"},{"key":"28_CR2","unstructured":"Synopsys design compiler, primetime px, power compiler. http:\/\/www.synopsys.com"},{"key":"28_CR3","unstructured":"Standard performance evaluation council, performance evaluation in the new millennium, v.1.1 (2000)"},{"key":"28_CR4","unstructured":"Functional Specification for SystemC 2.0. www.systemc.org (2001)"},{"key":"28_CR5","unstructured":"International technology roadmap for semiconductors (2011) System drivers. Technical report."},{"issue":"12","key":"28_CR6","doi-asserted-by":"publisher","first-page":"4906","DOI":"10.1109\/TSP.2009.2026078","volume":"57","author":"R Abdallah","year":"2009","unstructured":"Abdallah R, Shanbhag N (2009) Error-resilient low-power Viterbi decoder architectures. IEEE Trans Signal Process 57(12):4906\u20134917. doi: 10.1109\/TSP.2009.2026078","journal-title":"IEEE Trans Signal Process"},{"key":"28_CR7","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1145\/1542476.1542481","volume-title":"Proceedings of the 30th ACM SIGPLAN conference on programming language design and implementation, PLDI \u201909","author":"J Ansel","year":"2009","unstructured":"Ansel J, Chan C, Wong YL, Olszewski M, Zhao Q, Edelman A, Amarasinghe S (2009) Petabricks: a language and compiler for algorithmic choice. In: Proceedings of the 30th ACM SIGPLAN conference on programming language design and implementation, PLDI \u201909. ACM, New York, pp\u00a038\u201349. doi: 10.1145\/1542476.1542481"},{"key":"28_CR8","unstructured":"ARM (2001) ARM AMBA specification and multi layer AHB specification, (rev2.0). http:\/\/www.arm.com"},{"key":"28_CR9","doi-asserted-by":"publisher","first-page":"198","DOI":"10.1145\/1806596.1806620","volume-title":"Proceedings of the 31st ACM SIGPLAN conference on programming language design and implementation, PLDI \u201910","author":"W Baek","year":"2010","unstructured":"Baek W, Chilimbi TM (2010) Green: a framework for supporting energy-conscious programming using controlled approximation. In: Proceedings of the 31st ACM SIGPLAN conference on programming language design and implementation, PLDI \u201910. ACM, New York, pp\u00a0198\u2013209. doi: 10.1145\/1806596.1806620"},{"key":"28_CR10","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1145\/383082.383088","volume-title":"Proceedings of the 2001 international symposium on Low power electronics and design (ISLPED\u201901)","author":"A Baniasadi","year":"2001","unstructured":"Baniasadi A, Moshovos A (2001) Instruction flow-based front end throttling for power-aware high performance processors. In: Proceedings of the 2001 international symposium on Low power electronics and design (ISLPED\u201901). ACM, New York, pp 16\u201321. http:\/\/dx.doi.org\/10.1145\/383082.383088"},{"key":"28_CR11","doi-asserted-by":"publisher","unstructured":"Bansal N, Lahiri K, Raghunathan A, Chakradhar S (2005) Power monitors: a framework for system-level power estimation using heterogeneous power models. In: 18th international conference on VLSI design, pp\u00a0579\u2013585 doi: 10.1109\/ICVD.2005.138","DOI":"10.1109\/ICVD.2005.138"},{"issue":"4","key":"28_CR12","doi-asserted-by":"publisher","first-page":"658","DOI":"10.1109\/4.913744","volume":"36","author":"A Bhavnagarwala","year":"2001","unstructured":"Bhavnagarwala A, Tang X, Meindl J (2001) The impact of intrinsic device fluctuations on CMOS SRAM cell stability. IEEE J Solid State Circuits 36(4):658\u2013665. doi: 10.1109\/4.913744","journal-title":"IEEE J Solid State Circuits"},{"issue":"4","key":"28_CR13","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1109\/TCAD.2007.907047","volume":"27","author":"D Blaauw","year":"2008","unstructured":"Blaauw D, Chopra K, Srivastava A, Scheffer L (2008) Statistical timing analysis: from basic principles to state of the art. IEEE Trans Comput Aided Des Integr Circuits Syst 27(4):589\u2013607. doi: 10.1109\/TCAD.2007.907047","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"4","key":"28_CR14","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1109\/T-ED.1969.16754","volume":"16","author":"J Black","year":"1969","unstructured":"Black J (1969) Electromigration \u2013 a brief survey and some recent results. IEEE Trans Electron Devices 16(4):338\u2013347","journal-title":"IEEE Trans Electron Devices"},{"key":"28_CR15","doi-asserted-by":"crossref","first-page":"1023","DOI":"10.1109\/PROC.1971.8315","volume":"59","author":"J Blair","year":"1971","unstructured":"Blair J, Ghate P, Haywood C (1971) Concerning electromigration in thin films. Proc IEEE lett 59:1023\u20131024","journal-title":"Proc IEEE lett"},{"key":"28_CR16","doi-asserted-by":"crossref","unstructured":"Breuer M (2010) Hardware that produces bounded rather than exact results. In: 2010 47th ACM\/IEEE design automation conference(DAC), Anaheim, pp\u00a0871\u2013876","DOI":"10.1145\/1837274.1837493"},{"issue":"3","key":"28_CR17","doi-asserted-by":"publisher","first-page":"216","DOI":"10.1109\/MDT.2004.8","volume":"21","author":"M Breuer","year":"2004","unstructured":"Breuer M, Gupta S, Mak T (2004) Defect and error tolerance in the presence of massive numbers of defects. IEEE Des Test Comput 21(3):216\u2013227. doi: 10.1109\/MDT.2004.8","journal-title":"IEEE Des Test Comput"},{"key":"28_CR18","first-page":"171","volume-title":"Dynamic thermal management for high-performance microprocessors. In: Proceedings of the 7th international symposium on high-performance computer architecture (HPCA\u201901)","author":"D Brooks","year":"2001","unstructured":"Brooks D, Martonosi M (2001) Dynamic thermal management for high-performance microprocessors. In: Proceedings of the 7th international symposium on high-performance computer architecture (HPCA\u201901). IEEE Computer Society, Washington, DC, p\u00a0171"},{"key":"28_CR19","doi-asserted-by":"crossref","unstructured":"Brooks D, Tiwari V, Martonosi M (2000) Wattch: a framework for architectural-level power analysis and optimizations. In: Proceedings of the 27th international symposium on computer architecture, Vancouver, pp\u00a083\u201394","DOI":"10.1145\/339647.339657"},{"key":"28_CR20","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1109\/CODESS.2003.1275250","volume-title":"Transaction level modeling: an overview","author":"L Cai","year":"2003","unstructured":"Cai L, Gajski D (2003) Transaction level modeling: an overview. In: First IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis, pp\u00a019\u201324. doi: 10.1109\/CODESS.2003.1275250"},{"issue":"9","key":"28_CR21","doi-asserted-by":"publisher","first-page":"1504","DOI":"10.1109\/JSSC.2004.831432","volume":"39","author":"B Calhoun","year":"2004","unstructured":"Calhoun B, Chandrakasan A (2004) Standby power reduction using dynamic voltage scaling and canary flip-flop structures. IEEE J Solid State Circuits 39(9):1504\u20131511. doi: 10.1109\/JSSC.2004.831432","journal-title":"IEEE J Solid State Circuits"},{"issue":"6","key":"28_CR22","doi-asserted-by":"publisher","first-page":"727","DOI":"10.1109\/TC.2005.98","volume":"54","author":"B Calhoun","year":"2005","unstructured":"Calhoun B, Daly D, Verma N, Finchelstein D, Wentzloff D, Wang A, Cho S, Chandrakasan A (2005) Design considerations for ultra-low energy wireless microsensor nodes. IEEE Trans Comput 54(6):727\u2013740. doi: 10.1109\/TC.2005.98","journal-title":"IEEE Trans Comput"},{"issue":"9","key":"28_CR23","doi-asserted-by":"publisher","first-page":"1778","DOI":"10.1109\/JSSC.2005.852162","volume":"40","author":"B Calhoun","year":"2005","unstructured":"Calhoun B, Wang A, Chandrakasan A (2005) Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE J Solid State Circuits 40(9):1778\u20131786. doi: 10.1109\/JSSC.2005.852162","journal-title":"IEEE J Solid State Circuits"},{"key":"28_CR24","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1145\/2254064.2254086","volume-title":"Proceedings of the 33rd ACM SIGPLAN conference on programming language design and implementation, PLDI \u201912","author":"M Carbin","year":"2012","unstructured":"Carbin M, Kim D, Misailovic S, Rinard MC (2012) Proving acceptability properties of relaxed nondeterministic approximate programs. In: Proceedings of the 33rd ACM SIGPLAN conference on programming language design and implementation, PLDI \u201912. ACM, New York, pp\u00a0169\u2013180. doi: 10.1145\/2254064.2254086"},{"key":"28_CR25","unstructured":"Center for Embedded Computer Systems: SpecC system. http:\/\/www.cecs.uci.edu\/~specc\/"},{"key":"28_CR26","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1145\/1840845.1840897","volume-title":"Proceedings of the 16th ACM\/IEEE international symposium on Low power electronics and design (ISLPED\u201910)","author":"J Chabloz","year":"2010","unstructured":"Chabloz J, Hemani A (2010) Distributed DVFS using rationally-related frequencies and discrete voltage levels. In: Proceedings of the 16th ACM\/IEEE international symposium on Low power electronics and design (ISLPED\u201910). ACM, New York, pp 247\u2013252. http:\/\/dx.doi.org\/10.1145\/1840845.1840897"},{"key":"28_CR27","doi-asserted-by":"publisher","unstructured":"Chakrabarti C, Gaitonde D (1999) Instruction level power model of microcontrollers. In: Proceedings of the 1999 IEEE international symposium on circuits and systems, ISCAS \u201999, vol\u00a01, pp\u00a076\u201379. doi: 10.1109\/ISCAS.1999.777809","DOI":"10.1109\/ISCAS.1999.777809"},{"issue":"5","key":"28_CR28","doi-asserted-by":"publisher","first-page":"731","DOI":"10.1109\/JSSC.2004.826314","volume":"39","author":"S Cho","year":"2004","unstructured":"Cho S, Chadrakasan A (2004) A 6.5-ghz energy-efficient BFSK modulator for wireless sensor applications. IEEE J Solid State Circuits 39(5):731\u2013739. doi: 10.1109\/JSSC.2004.826314","journal-title":"IEEE J Solid State Circuits"},{"key":"28_CR29","first-page":"1659","volume-title":"Proceedings of the conference on design, automation and test in Europe (DATE\u201907)","author":"AK Coskun","year":"2007","unstructured":"Coskun AK, Rosing TS, Whisnant K (2007) Temperature aware task scheduling in MPSoCS. In: Proceedings of the conference on design, automation and test in Europe (DATE\u201907). EDA Consortium, San Jose, pp 1659\u20131664"},{"issue":"4","key":"28_CR30","doi-asserted-by":"publisher","first-page":"792","DOI":"10.1109\/JSSC.2006.870912","volume":"41","author":"S Das","year":"2006","unstructured":"Das S, Roberts D, Lee S, Pant S, Blaauw D, Austin T, Flautner K, Mudge T (2006) A self-tuning dvs processor using delay-error detection and correction. IEEE J Solid State Circuits 41(4):792\u2013804. doi: 10.1109\/JSSC.2006.870912","journal-title":"IEEE J Solid State Circuits"},{"key":"28_CR31","doi-asserted-by":"publisher","unstructured":"Djahromi A, Eltawil A, Kurdahi F, Kanj R (2007) Cross layer error exploitation for aggressive voltage scaling. In: 8th international symposium on quality electronic design, ISQED \u201907, pp\u00a0192\u2013197. doi: 10.1109\/ISQED.2007.53","DOI":"10.1109\/ISQED.2007.53"},{"key":"28_CR32","volume-title":"Leveraging simultaneous multithreading for adaptive thermal control","author":"J Donald","year":"2005","unstructured":"Donald J, Martonosi M (2005) Leveraging simultaneous multithreading for adaptive thermal control. In: Proceedings of the second workshop on temperature-aware computer systems"},{"key":"28_CR33","doi-asserted-by":"crossref","unstructured":"Donald J, Martonosi M (2006) Techniques for multicore thermal management: classification and new exploration. ACM SIGARCH computer architecture news. 34(2). IEEE computer society","DOI":"10.1145\/1150019.1136493"},{"key":"28_CR34","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1109\/ISSCC.2003.1234242","volume":"1","author":"A Eltawil","year":"2003","unstructured":"Eltawil A, Grayver E, Zou H, Frigon J, Poberezhskiy G, Daneshrad B (2003) Dual antenna UMTS mobile station transceiver asic for 2 mb\/s data rate. In: IEEE international, solid-state circuits conference on Digest of technical papers, ISSCC 2003, vol\u00a01, pp\u00a0146\u2013484. doi: 10.1109\/ISSCC.2003.1234242","journal-title":"In: IEEE international, solid-state circuits conference on Digest of technical papers, ISSCC 2003"},{"issue":"6","key":"28_CR35","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2004.85","volume":"24","author":"D Ernst","year":"2004","unstructured":"Ernst D, Das S, Lee S, Blaauw D, Austin T, Mudge T, Kim NS, Flautner K (2004) Razor: circuit-level correction of timing errors for low-power operation. IEEE Micro 24(6):10\u201320. doi: 10.1109\/MM.2004.85","journal-title":"IEEE Micro"},{"key":"28_CR36","doi-asserted-by":"publisher","unstructured":"Gasteier M, Glesner M (1996) Bus-based communication synthesis on system-level. In: Proceedings of 9th international symposium on system synthesis, pp\u00a065\u201370. doi: 10.1109\/ISSS.1996.565880","DOI":"10.1109\/ISSS.1996.565880"},{"issue":"6","key":"28_CR37","first-page":"1742","volume":"64","author":"M Gerards","year":"2015","unstructured":"Gerards M, Hurink JL, Kuper J (2015) On the interplay between global DVFS and scheduling tasks with precedence constraints. IEEE Trans Comput 64(6):1742\u20131754","journal-title":"IEEE Trans Comput"},{"key":"28_CR38","doi-asserted-by":"crossref","first-page":"676","DOI":"10.1109\/4.668981","volume":"33","author":"P Gronowski","year":"1998","unstructured":"Gronowski P, Bowhill W, Preston R, Gowan M, Allmon R (1998) High-performance microprocessor design. IEEE J Solid State Circuits 33:676\u2013686","journal-title":"IEEE J Solid State Circuits"},{"key":"28_CR39","first-page":"1","volume":"5","author":"S Gunther","year":"2001","unstructured":"Gunther S, Binns F, Carmean D, Hall J (2001) Managing the impact of increasing microprocessor power consumption. Intel Technol J 5:1\u20139","journal-title":"Intel Technol J"},{"key":"28_CR40","doi-asserted-by":"crossref","unstructured":"Herbert S, Marculescu D (2007) Analysis of dynamic voltage\/frequency scaling in chip multiprocessors. In: ACM\/IEEE international symposium on low power electronics and design (ISLPED). IEEE","DOI":"10.1145\/1283780.1283790"},{"key":"28_CR41","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1145\/1950365.1950390","volume-title":"Proceedings of the sixteenth international conference on architectural support for programming languages and operating systems","author":"H Hoffmann","year":"2011","unstructured":"Hoffmann H, Sidiroglou S, Carbin M, Misailovic S, Agarwal A, Rinard M (2011) Dynamic knobs for responsive power-aware computing. In: Proceedings of the sixteenth international conference on architectural support for programming languages and operating systems, ASPLOS XVI. ACM, New York, pp\u00a0199\u2013212. doi: 10.1145\/1950365.1950390"},{"key":"28_CR42","unstructured":"HP Labs (2015) CACTI \u2013 An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model. http:\/\/www.hpl.hp.com\/research\/cacti\/"},{"issue":"5","key":"28_CR43","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1109\/TVLSI.2006.876103","volume":"14","author":"W Huang","year":"2006","unstructured":"Huang W et\u00a0al (2006) Hotspot: a compact thermal modeling methodology for early-stage VLSI design. IEEE Trans Very Large Scale Integr (VLSI) Syst 14(5):501\u2013513. doi: 10.1109\/TVLSI.2006.876103","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"28_CR44","doi-asserted-by":"publisher","unstructured":"Hussien A, Khairy M, Khajeh A, Amiri K, Eltawil A, Kurdahi F (2010) A combined channel and hardware noise resilient Viterbi decoder. In: 2010 conference record of the forty fourth Asilomar conference on signals, systems and computers (ASILOMAR), pp\u00a0395\u2013399. doi: 10.1109\/ACSSC.2010.5757543","DOI":"10.1109\/ACSSC.2010.5757543"},{"key":"28_CR45","unstructured":"Im S, Banerjee K (2000) Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs. In: International electron devices meeting 2000. Technical digest. IEDM (Cat. No.00CH37138), San Francisco, pp 727\u2013730."},{"key":"28_CR46","unstructured":"ITRS International roadmap of semiconductors. http:\/\/www.itrs.net\/"},{"key":"28_CR47","doi-asserted-by":"crossref","first-page":"625","DOI":"10.1109\/ICCD.2005.81","volume-title":"Proceedings of the 2005 international conference on computer design (ICCD\u201905)","author":"JK John","year":"2005","unstructured":"John JK, Hu JS, Ziavras SG (2005) Optimizing the thermal behavior of subarrayed data caches. In: Proceedings of the 2005 international conference on computer design (ICCD\u201905). IEEE computer society, Washington, pp 625\u2013630. https:\/\/doi.org\/10.1109\/ICCD.2005.81"},{"key":"28_CR48","doi-asserted-by":"publisher","unstructured":"Kavvadias N, Neofotistos P, Nikolaidis S, Kosmatopoulos K, Laopoulos T (2003) Measurements analysis of the software-related power consumption in microprocessors. In: Proceedings of the 20th IEEE instrumentation and measurement technology conference, IMTC \u201903, vol\u00a02, pp\u00a0981\u2013986. doi: 10.1109\/IMTC.2003.1207899","DOI":"10.1109\/IMTC.2003.1207899"},{"key":"28_CR49","first-page":"240","volume-title":"Proceedings of the 28th annual international symposium on computer architecture (ISCA\u201901)","author":"S Kaxiras","year":"2001","unstructured":"Kaxiras S, Ju Z, Martonosi M (2001) Cache decay: exploiting generational behavior to reduce cache leakage power. In: Proceedings of the 28th annual international symposium on computer architecture (ISCA\u201901). ACM, New York, pp 240\u2013251. http:\/\/dx.doi.org\/10.1145\/379240.379268"},{"key":"28_CR50","doi-asserted-by":"publisher","unstructured":"Khajeh A, Cheng SY, Eltawil A, Kurdahi F (2007) Power management for cognitive radio platforms. In: Global telecommunications conference, GLOBECOM \u201907. IEEE, pp\u00a04066\u20134070. doi: 10.1109\/GLOCOM.2007.773","DOI":"10.1109\/GLOCOM.2007.773"},{"issue":"10","key":"28_CR51","doi-asserted-by":"publisher","first-page":"1916","DOI":"10.1109\/TVLSI.2010.2056397","volume":"19","author":"A Khajeh","year":"2011","unstructured":"Khajeh A, Eltawil A, Kurdahi F (2011) Embedded memories fault-tolerant pre- and post-silicon optimization. IEEE Trans Very Large Scale Integr (VLSI) Syst 19(10):1916\u20131921. doi: 10.1109\/TVLSI.2010.2056397","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"28_CR52","doi-asserted-by":"publisher","unstructured":"Khajeh A, Kim M, Dutt N, Eltawil AM, Kurdahi FJ (2012) Error-aware algorithm\/architecture coexploration for video over wireless applications. ACM Trans Embed Comput Syst 11S(1):15:1\u201315:23. doi: 10.1145\/2180887.2180892","DOI":"10.1145\/2180887.2180892"},{"issue":"1","key":"28_CR53","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1109\/TCAD.2007.907062","volume":"27","author":"A Kumar","year":"2008","unstructured":"Kumar A, Shang L, Peh L, Jha NK (2008) System-level dynamic thermal management for high-performance microprocessors. IEEE Trans Comput-Aided Des Integr Circuits Syst 27(1):96\u2013108","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"5","key":"28_CR54","doi-asserted-by":"publisher","first-page":"852","DOI":"10.1109\/TVLSI.2009.2016665","volume":"18","author":"F Kurdahi","year":"2010","unstructured":"Kurdahi F, Eltawil A, Yi K, Cheng S, Khajeh A (2010) Low-power multimedia system design by aggressive voltage scaling. IEEE Trans Very Large Scale Integr (VLSI) Syst 18(5): 852\u2013856. doi: 10.1109\/TVLSI.2009.2016665","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"5","key":"28_CR55","doi-asserted-by":"publisher","first-page":"620","DOI":"10.1109\/TCAD.2004.826585","volume":"23","author":"K Lahiri","year":"2004","unstructured":"Lahiri K, Raghunathan A, Lakshminarayana G, Dey S (2004) Design of high-performance system-on-chips using communication architecture tuners. IEEE Trans Comput Aided Des Integr Circuits Syst 23(5):620\u2013636. doi: 10.1109\/TCAD.2004.826585","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"28_CR56","doi-asserted-by":"publisher","unstructured":"Lee KJ, Skadron K (2005) Using performance counters for runtime temperature sensing in high-performance processors. In: 19th IEEE international parallel and distributed processing symposium, pp\u00a08. doi: 10.1109\/IPDPS.2005.448","DOI":"10.1109\/IPDPS.2005.448"},{"key":"28_CR57","doi-asserted-by":"crossref","unstructured":"Lee S, Das S, Pham T, Austin T, Blaauw D, Mudge T (2004) Reducing pipeline energy demands with local DVS and dynamic retiming. In: Proceedings of the 2004 international symposium on low power electronics and design, ISLPED \u201904, Newport Beach, pp\u00a0319\u2013324.","DOI":"10.1145\/1013235.1013313"},{"key":"28_CR58","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/ASPDAC.2006.1594743","volume-title":"Powervip: SoC power estimation framework at transaction level","author":"I Lee","year":"2006","unstructured":"Lee I, Kim H, Yang P, Yoo S, Chung EY, Choi KM, Kong JT, Eo SK (2006) Powervip: SoC power estimation framework at transaction level. In: Asia and South Pacific conference on design automation, pp\u00a08. doi: 10.1109\/ASPDAC.2006.1594743"},{"key":"28_CR59","doi-asserted-by":"publisher","unstructured":"Leem L, Cho H, Bau J, Jacobson Q, Mitra S (2010) Ersa: error resilient system architecture for probabilistic applications. In: Design, automation test in Europe conference exhibition (DATE), pp\u00a01560\u20131565. doi: 10.1109\/DATE.2010.5457059","DOI":"10.1109\/DATE.2010.5457059"},{"key":"28_CR60","doi-asserted-by":"crossref","unstructured":"Lienig J (2013) Electromigration and its impact on physical design in future technologies. In: Proceedings of the 2013 ACM international symposium on physical design. ACM, 2013","DOI":"10.1145\/2451916.2451925"},{"key":"28_CR61","doi-asserted-by":"publisher","unstructured":"Liou JJ, Krstic A, Jiang YM, Cheng KT (2000) Path selection and pattern generation for dynamic timing analysis considering power supply noise effects. In: IEEE\/ACM international conference on computer aided design, ICCAD-2000, pp\u00a0493\u2013496. doi: 10.1109\/ICCAD.2000.896521","DOI":"10.1109\/ICCAD.2000.896521"},{"key":"28_CR62","doi-asserted-by":"crossref","first-page":"7601","DOI":"10.1063\/1.347529","volume":"69","author":"JR Lloyd","year":"1991","unstructured":"Lloyd JR (1991) Electromigration failure. J Appl Phys 69:7601\u20137604","journal-title":"J Appl Phys"},{"issue":"2","key":"28_CR63","first-page":"9","volume":"5","author":"J Long","year":"2008","unstructured":"Long J, Memik S, Memik G, Mukherjee R (2008) Thermal monitoring mechanisms for chip multiprocessors. ACM Trans Archit Code Optim (TACO) 5(2):9","journal-title":"ACM Trans Archit Code Optim (TACO)"},{"issue":"11","key":"28_CR64","doi-asserted-by":"publisher","first-page":"1061","DOI":"10.1109\/43.736181","volume":"17","author":"E Macii","year":"1998","unstructured":"Macii E, Pedram M, Somenzi F (1998) High-level power modeling, estimation, and optimization. IEEE Trans Comput Aided Des Integr Circuits Syst 17(11):1061\u20131079. doi: 10.1109\/43.736181","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"28_CR65","unstructured":"MacQueen J (1967) Some methods for classification and analysis of multivariate observations. In: Proceedings of the fifth Berkeley symposium on mathematical statistics and probability, vol\u00a01, no 14"},{"key":"28_CR66","doi-asserted-by":"publisher","first-page":"488","DOI":"10.1109\/ICCD.2007.4601943","volume":"2007","author":"M Makhzan","year":"2007","unstructured":"Makhzan M, Khajeh A, Eltawil A, Kurdahi F (2007) Limits on voltage scaling for caches utilizing fault tolerant techniques. In: 25th international conference on computer design, ICCD 2007, pp\u00a0488\u2013495. doi: 10.1109\/ICCD.2007.4601943","journal-title":"ICCD"},{"key":"28_CR67","doi-asserted-by":"publisher","unstructured":"Mamidipaka M, Khouri K, Dutt N, Abadir M (2004) Analytical models for leakage power estimation of memory array structures. In: International conference on hardware\/software codesign and system synthesis, CODES\u2009+\u2009ISSS 2004, pp\u00a0146\u2013151. doi: 10.1109\/CODESS.2004.240909","DOI":"10.1109\/CODESS.2004.240909"},{"issue":"8","key":"28_CR68","doi-asserted-by":"publisher","first-page":"1282","DOI":"10.1109\/JSSC.2004.831796","volume":"39","author":"D Markovic","year":"2004","unstructured":"Markovic D, Stojanovic V, Nikolic B, Horowitz M, Brodersen R (2004) Methods for true energy-performance optimization. IEEE J Solid-State Circuits 39(8):1282\u20131293. doi: 10.1109\/JSSC.2004.831796","journal-title":"IEEE J Solid-State Circuits"},{"key":"28_CR69","doi-asserted-by":"crossref","first-page":"516","DOI":"10.1109\/TCAD.2008.915538","volume":"27","author":"SO Memik","year":"2008","unstructured":"Memik SO, Mukherjee R, Ni M, Long J (2008) Optimizing thermal sensor allocation for microprocessors. IEEE Trans Comput Aided Des Integr Circuits Syst 27: 516\u2013527","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"28_CR70","series-title":"Lecture notes in computer science","doi-asserted-by":"publisher","first-page":"316","DOI":"10.1007\/978-3-642-23702-7_24","volume-title":"Static Analysis","author":"S Misailovic","year":"2011","unstructured":"Misailovic S, Roy D, Rinard M (2011) Probabilistically accurate program transformations. In: Yahav E (ed) Static Analysis. Lecture notes in computer science, vol\u00a06887. Springer, Berlin\/Heidelberg, pp\u00a0316\u2013333. doi: 10.1007\/978-3-642-23702-7_24"},{"key":"28_CR71","doi-asserted-by":"crossref","unstructured":"Mukherjee R, Memik SO (2006) Systematic temperature sensor allocation and placement for microprocessors. In: Proceedings of the 43rd annual design automation conference. ACM","DOI":"10.1145\/1146909.1147051"},{"key":"28_CR72","doi-asserted-by":"crossref","unstructured":"Mukherjee R, Mondal S, Memik S (2006) Thermal sensor allocation and placement for reconfigurable systems. In: IEEE\/ACM international conference on computer-aided design (ICCAD\u201906). IEEE","DOI":"10.1145\/1233501.1233588"},{"key":"28_CR73","doi-asserted-by":"publisher","unstructured":"Mukhopadhyay S, Mahmoodi H, Roy K (2004) Statistical design and optimization of SRAM cell for yield enhancement. In: IEEE\/ACM international conference on computer aided design, ICCAD-2004, pp\u00a010\u201313. doi: 10.1109\/ICCAD.2004.1382534","DOI":"10.1109\/ICCAD.2004.1382534"},{"issue":"6","key":"28_CR74","doi-asserted-by":"publisher","first-page":"1370","DOI":"10.1109\/JSSC.2007.897161","volume":"42","author":"S Mukhopadhyay","year":"2007","unstructured":"Mukhopadhyay S, Kim K, Mahmoodi H, Roy K (2007) Design of a process variation tolerant self-repairing SRAM for yield enhancement in nanoscaled CMOS. IEEE J Solid-State Circuits 42(6):1370\u20131382. doi: 10.1109\/JSSC.2007.897161","journal-title":"IEEE J Solid-State Circuits"},{"issue":"1","key":"28_CR75","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1109\/TCAD.2007.906995","volume":"27","author":"S Mukhopadhyay","year":"2008","unstructured":"Mukhopadhyay S, Mahmoodi H, Roy K (2008) Reduction of parametric failures in sub-100-nm SRAM array using body bias. IEEE Trans Comput Aided Des Integr Circuits Syst 27(1):174\u2013183. doi: 10.1109\/TCAD.2007.906995","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"1","key":"28_CR76","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/98.824577","volume":"7","author":"B Noble","year":"2000","unstructured":"Noble B (2000) System support for mobile, adaptive applications. IEEE Pers Commun 7(1):44\u201349. doi: 10.1109\/98.824577","journal-title":"IEEE Pers Commun"},{"key":"28_CR77","doi-asserted-by":"crossref","unstructured":"Nowroz A, Cochran R, Reda S (2010) Thermal monitoring of real processors: techniques for sensor allocation and full characterization. In: Proceedings of the 47th design automation conference. ACM","DOI":"10.1145\/1837274.1837291"},{"key":"28_CR78","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/ASPDAC.2006.1594742","volume-title":"A system-level power-estimation methodology based on ip-level modeling, power-level adjustment, and power accumulation","author":"M Onouchi","year":"2006","unstructured":"Onouchi M, Yamada T, Morikawa K, Mochizuki I, Sekine H (2006) A system-level power-estimation methodology based on ip-level modeling, power-level adjustment, and power accumulation. In: Asia and South Pacific conference on design automation, pp\u00a04. doi: 10.1109\/ASPDAC.2006.1594742"},{"key":"28_CR79","doi-asserted-by":"crossref","first-page":"775","DOI":"10.1016\/j.microrel.2010.01.007","volume":"50","author":"Orio Rd","year":"2010","unstructured":"Orio Rd, Ceric H, Selberherr S (2010) Physically based models of electromigration: from black\u2019s equation to modern TCAD models. Microelectron Reliab 50:775\u2013789","journal-title":"Microelectron Reliab"},{"key":"28_CR80","doi-asserted-by":"publisher","first-page":"601","DOI":"10.1109\/ICCD.2007.4601959","volume":"2007","author":"YH Park","year":"2007","unstructured":"Park YH, Pasricha S, Kurdahi F, Dutt N (2007) System level power estimation methodology with h.264 decoder prediction IP case study. In: 25th international conference on computer design, ICCD 2007, pp\u00a0601\u2013608. doi: 10.1109\/ICCD.2007.4601959","journal-title":"ICCD"},{"key":"28_CR81","volume-title":"Methodology for multi-granularity embedded processor power model generation for an ESL design flow","author":"Y Park","year":"2008","unstructured":"Park Y, Pasricha S, Kurdahi F, Dutt N (2008) Methodology for multi-granularity embedded processor power model generation for an ESL design flow. IEEE\/ACM CODES+ISSS"},{"key":"28_CR82","doi-asserted-by":"crossref","unstructured":"Pasricha S, Dutt N, Ben-Romdhane M (2004) Extending the transaction level modeling approach for fast communication architecture exploration. In: Proceedings of 41st design automation conference, New York, pp\u00a0113\u2013118","DOI":"10.1145\/996566.996603"},{"key":"28_CR83","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/ASPDAC.2006.1594641","volume-title":"Constraint-driven bus matrix synthesis for MPSoC","author":"S Pasricha","year":"2006","unstructured":"Pasricha S, Dutt N, Ben-Romdhane M (2006) Constraint-driven bus matrix synthesis for MPSoC. In: Asia and South Pacific conference on design automation, pp\u00a06. doi: 10.1109\/ASPDAC.2006.1594641"},{"key":"28_CR84","doi-asserted-by":"publisher","unstructured":"Pasricha S, Park YH, Kurdahi F, Dutt N (2006) System-level power-performance trade-offs in bus matrix communication architecture synthesis. In: Proceedings of the 4th international conference hardware\/Software codesign and system synthesis, CODES\u2009+\u2009ISSS \u201906, pp\u00a0300\u2013305. doi: 10.1145\/1176254.1176327","DOI":"10.1145\/1176254.1176327"},{"key":"28_CR85","doi-asserted-by":"publisher","unstructured":"Pinto A, Carloni L, Sangiovanni-Vincentelli A (2003) Efficient synthesis of networks on chip. In: Proceedings of 21st international conference on computer design, pp\u00a0146\u2013150. doi: 10.1109\/ICCD.2003.1240887","DOI":"10.1109\/ICCD.2003.1240887"},{"key":"28_CR86","doi-asserted-by":"crossref","unstructured":"Powell MD, Biswas A, Emer JS, Mukherjee S, Sheikh B, Yardi S (2009) Camp: a technique to estimate per-structure power at run-time using a few simple parameters. In: IEEE 15th international symposium on high performance computer architecture (HPCA\u201909). IEEE","DOI":"10.1109\/HPCA.2009.4798264"},{"key":"28_CR87","volume-title":"Digital integrated circuits: a design perspective","author":"JM Rabaey","year":"1996","unstructured":"Rabaey JM (1996) Digital integrated circuits: a design perspective. Prentice-Hall, Inc., Upper Saddle River"},{"key":"28_CR88","doi-asserted-by":"crossref","unstructured":"Rao R, Vrudhula S, Chakrabarti C (2007) Throughput of multi-core processors under thermal constraints. In: Proceedings of the 2007 international symposium on low power electronics and design. ACM","DOI":"10.1145\/1283780.1283824"},{"key":"28_CR89","doi-asserted-by":"publisher","unstructured":"Ravi S, Raghunathan A, Chakradhar S (2003) Efficient RTL power estimation for large designs. In: Proceedings of 16th international conference on VLSI design, pp\u00a0431\u2013439. doi: 10.1109\/ICVD.2003.1183173","DOI":"10.1109\/ICVD.2003.1183173"},{"key":"28_CR90","doi-asserted-by":"publisher","first-page":"324","DOI":"10.1145\/1183401.1183447","volume-title":"Proceedings of the 20th annual international conference on supercomputing, ICS \u201906","author":"M Rinard","year":"2006","unstructured":"Rinard M (2006) Probabilistic accuracy bounds for fault-tolerant computations that discard tasks. In: Proceedings of the 20th annual international conference on supercomputing, ICS \u201906. ACM, New York, pp\u00a0324\u2013334. doi: 10.1145\/1183401.1183447 ."},{"key":"28_CR91","doi-asserted-by":"publisher","first-page":"806","DOI":"10.1145\/1869459.1869525","volume-title":"Proceedings of the ACM international conference on object oriented programming systems languages and applications, OOPSLA \u201910","author":"M Rinard","year":"2010","unstructured":"Rinard M, Hoffmann H, Misailovic S, Sidiroglou S (2010) Patterns and statistical analysis for understanding reduced resource computing. In: Proceedings of the ACM international conference on object oriented programming systems languages and applications, OOPSLA \u201910. ACM, New York, pp\u00a0806\u2013821. doi: 10.1145\/1869459.1869525"},{"key":"28_CR92","doi-asserted-by":"publisher","unstructured":"Rodriguez S, Jacob B (2006) Energy\/power breakdown of pipelined nanometer caches (90\u2009nm\/65\u2009nm\/45\u2009nm\/32\u2009nm). In: Proceedings of the 2006 international symposium on low power electronics and design, ISLPED\u201906, pp\u00a025\u201330. doi: 10.1109\/LPE.2006.4271802","DOI":"10.1109\/LPE.2006.4271802"},{"key":"28_CR93","unstructured":"Rohou E, Smith M (1999) Dynamically managing processor temperature and power. In: 2nd workshop on feedback-directed optimization"},{"key":"28_CR94","doi-asserted-by":"crossref","unstructured":"Sami M, Sciuto D, Silvano C, Zaccaria V (2000) Instruction-level power estimation for embedded VLIW cores. In: Proceedings of the eighth international workshop on hardware\/software codesign, CODES 2000, San Diego, pp\u00a034\u201338","DOI":"10.1109\/HSC.2000.843703"},{"key":"28_CR95","doi-asserted-by":"publisher","unstructured":"Sampson A, Dietl W, Fortuna E, Gnanapragasam D, Ceze L, Grossman D (2011) Enerj: approximate data types for safe and general low-power computation. In: Proceedings of the 32nd ACM SIGPLAN conference on programming language design and implementation, PLDI\u00a0\u201911. ACM, New York, pp\u00a0164\u2013174. doi: 10.1145\/1993498.1993518","DOI":"10.1145\/1993498.1993518"},{"key":"28_CR96","first-page":"13","volume-title":"A CMOS temperature sensor for PowerPC RISC microprocessors","author":"H Sanchez","year":"1997","unstructured":"Sanchez H, Philip R, Alvarez J, Gerosa G (1997) A CMOS temperature sensor for PowerPC RISC microprocessors. In: Proceedings of the symposium on VLSI circuits. IEEE, pp 13\u201314"},{"issue":"2","key":"28_CR97","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1023\/B:VLSI.0000040424.11334.34","volume":"38","author":"K Sarrigeorgidis","year":"2004","unstructured":"Sarrigeorgidis K, Rabaey J (2004) Ultra low power cordic processor for wireless communication algorithms. J VLSI Signal Process Syst Signal Image Video Technol 38(2):115\u2013130. doi: 10.1023\/B:VLSI.0000040424.11334.34","journal-title":"J VLSI Signal Process Syst Signal Image Video Technol"},{"key":"28_CR98","doi-asserted-by":"publisher","first-page":"182","DOI":"10.1109\/LPD.1999.750419","volume-title":"A data dependent approach to instruction level power estimation","author":"D Sarta","year":"1999","unstructured":"Sarta D, Trifone D, Ascia G (1999) A data dependent approach to instruction level power estimation. In: Proceedings of IEEE Alessandro volta memorial workshop on low-power design, pp\u00a0182\u2013190. doi: 10.1109\/LPD.1999.750419"},{"key":"28_CR99","doi-asserted-by":"publisher","unstructured":"Shanbhag N(2002) Reliable and energy-efficient digital signal processing. In: Proceedings of 39th design automation conference, pp\u00a0830\u2013835. doi: 10.1109\/DAC.2002.1012737","DOI":"10.1109\/DAC.2002.1012737"},{"key":"28_CR100","doi-asserted-by":"crossref","first-page":"3890","DOI":"10.1063\/1.336731","volume":"59","author":"M Shatzkes","year":"1986","unstructured":"Shatzkes M, Lloyd JR (1986) A model for conductor failure considering diffusion concurrently with electromigration resulting in a current exponent of 2. J Appl Phys 59, 3890\u20133893","journal-title":"J Appl Phys"},{"issue":"2","key":"28_CR101","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/LES.2015.2400992","volume":"7","author":"JY Shin","year":"2015","unstructured":"Shin JY, Kurdahi F, Dutt N (2015) Cooperative on-chip temperature estimationusing multiple virtual sensors. IEEE Embed Syst Lett 7(2):37\u201340. doi: 10.1109\/LES.2015.2400992","journal-title":"IEEE Embed Syst Lett"},{"issue":"6","key":"28_CR102","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MM.2003.1261387","volume":"23","author":"K Skadron","year":"2003","unstructured":"Skadron K, Stan MR, Huang W, Velusamy S, Sankaranarayanan K, Tarjan D (2003) Temperature-aware computer systems: opportunities and challenges. IEEE Micro 23(6): 52\u201361","journal-title":"IEEE Micro"},{"key":"28_CR103","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1145\/980152.980157","volume":"1","author":"K Skadron","year":"2004","unstructured":"Skadron K, Stan M, Sankaranarayanan K, Huang W, Velusamy S, Tarjan D (2004) Temperature-aware microarchitecture: modeling and implementation. ACM Trans Archit Code Optim 1:94\u2013125","journal-title":"ACM Trans Archit Code Optim"},{"key":"28_CR104","doi-asserted-by":"publisher","first-page":"918","DOI":"10.1145\/2228360.2228524","volume-title":"Proceedings of the 49th annual design automation conference, DAC \u201912","author":"J Sloan","year":"2012","unstructured":"Sloan J, Sartori J, Kumar R (2012) On software design for stochastic processors. In: Proceedings of the 49th annual design automation conference, DAC \u201912. ACM, New York, pp\u00a0918\u2013923. doi: 10.1145\/2228360.2228524"},{"issue":"3","key":"28_CR105","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/MC.2004.1274004","volume":"37","author":"A Uht","year":"2004","unstructured":"Uht A (2004) Going beyond worst-case specs with teatime. Computer 37(3):51\u201356. doi: 10.1109\/MC.2004.1274004","journal-title":"Computer"},{"key":"28_CR106","doi-asserted-by":"publisher","unstructured":"Wan L, Chen D (2010) Analysis of circuit dynamic behavior with timed ternary decision diagram. In: 2010 IEEE\/ACM international conference on computer-aided design (ICCAD), pp\u00a0516\u2013523. doi: 10.1109\/ICCAD.2010.5653852","DOI":"10.1109\/ICCAD.2010.5653852"},{"key":"28_CR107","doi-asserted-by":"crossref","unstructured":"Wang H, Tan S, Swarup S, Liu X (2013) A power-driven thermal sensor placement algorithm for dynamic thermal management. In: Design, automation & test in Europe conference & exhibition (DATE\u201913). IEEE","DOI":"10.7873\/DATE.2013.252"},{"key":"28_CR108","doi-asserted-by":"crossref","unstructured":"Wu W, Jin L, Yang J, Liu P, Tan S (2006) A systematic method for functional unit power estimation in mircoprocessors. In: 2006 43rd ACM\/IEEE on design automation conference. IEEE","DOI":"10.1145\/1146909.1147053"},{"key":"28_CR109","doi-asserted-by":"publisher","unstructured":"Ye W, Vijaykrishnan N, Kandemir M, Irwin M (2000) The design and use of simplepower: a cycle-accurate energy estimation tool. In: Proceedings of 2000 design automation conference, pp\u00a0340\u2013345. doi: 10.1109\/DAC.2000.855333","DOI":"10.1109\/DAC.2000.855333"},{"key":"28_CR110","doi-asserted-by":"publisher","unstructured":"Zaynoun S, Khairy M, Eltawil A, Kurdahi F, Khajeh A (2012) Fast error aware model for arithmetic and logic circuits. In: 2012 IEEE 30th international conference on computer design (ICCD), pp\u00a0322\u2013328. doi: 10.1109\/ICCD.2012.6378659","DOI":"10.1109\/ICCD.2012.6378659"},{"key":"28_CR111","doi-asserted-by":"crossref","unstructured":"Zhang Y, Li Y, Li X, Yao SC (2013) Strip-and-zone micro-channel liquid cooling of integrated circuits chips with non-uniform power distributions. In: ASME 2013 heat transfer summer conference","DOI":"10.1115\/HT2013-17311"},{"issue":"2","key":"28_CR112","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1109\/TVLSI.2013.2244926","volume":"22","author":"Y Zhang","year":"2010","unstructured":"Zhang Y, Shi B, Srivastava A (2010) A statistical framework for designing on-chip thermal sensing infrastructure in nano-scale systems. IEEE Trans Very Large Scale Integration (VLSI) Syst 22(2):270\u2013279","journal-title":"IEEE Trans Very Large Scale Integration (VLSI) Syst"}],"container-title":["Handbook of Hardware\/Software Codesign"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-94-017-7267-9_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,26]],"date-time":"2023-08-26T11:10:14Z","timestamp":1693048214000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-94-017-7267-9_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9789401772662","9789401772679"],"references-count":112,"URL":"https:\/\/doi.org\/10.1007\/978-94-017-7267-9_28","relation":{},"subject":[],"published":{"date-parts":[[2017]]}}}